Title: Code frequency · xiaoxinlovead/Security-RISC · GitHub
Open Graph Title: Code frequency · xiaoxinlovead/Security-RISC
X Title: Code frequency · xiaoxinlovead/Security-RISC
Description: Proof-of-concept implementation for the paper "A Security RISC: Microarchitectural Attacks on Hardware RISC-V CPUs" (IEEE S&P 2023) - Code frequency · xiaoxinlovead/Security-RISC
Open Graph Description: Proof-of-concept implementation for the paper "A Security RISC: Microarchitectural Attacks on Hardware RISC-V CPUs" (IEEE S&P 2023) - Code frequency · xiaoxinlovead/Security-RISC
X Description: Proof-of-concept implementation for the paper "A Security RISC: Microarchitectural Attacks on Hardware RISC-V CPUs" (IEEE S&P 2023) - Code frequency · xiaoxinlovead/Security-RISC
Opengraph URL: https://github.com/xiaoxinlovead/Security-RISC
X: @github
Domain: patch-diff.githubusercontent.com
| route-pattern | /:user_id/:repository/graphs/code-frequency(.:format) |
| route-controller | repos_insights_code_frequency |
| route-action | index |
| fetch-nonce | v2:251ddd7c-9ec7-f1f5-dcaa-93f249401bfc |
| current-catalog-service-hash | b4d8436665c5448282b6f4eacc6394e6e8801de97cb226acdca9da20ae59be92 |
| request-id | EA96:1837F3:168E7FE:1D1BBE8:698FEA17 |
| html-safe-nonce | 3d389a8fad10af715d87ed781f1bc201bb4466b7ab0600ccbbcaa78ba52b5c25 |
| visitor-payload | eyJyZWZlcnJlciI6IiIsInJlcXVlc3RfaWQiOiJFQTk2OjE4MzdGMzoxNjhFN0ZFOjFEMUJCRTg6Njk4RkVBMTciLCJ2aXNpdG9yX2lkIjoiNDg3NDEzOTI2OTY1NDg5OTIyMyIsInJlZ2lvbl9lZGdlIjoiaWFkIiwicmVnaW9uX3JlbmRlciI6ImlhZCJ9 |
| visitor-hmac | f4b18aa951f5e9330627f06ebc07e21dd7bdbc3272a7947b808c2bf5ec60b681 |
| hovercard-subject-tag | repository:1108866506 |
| github-keyboard-shortcuts | repository,copilot |
| google-site-verification | Apib7-x98H0j5cPqHWwSMm6dNU4GmODRoqxLiDzdx9I |
| octolytics-url | https://collector.github.com/github/collect |
| analytics-location | / |
| fb:app_id | 1401488693436528 |
| apple-itunes-app | app-id=1477376905, app-argument=https://github.com/xiaoxinlovead/Security-RISC/graphs/code-frequency |
| twitter:image | https://opengraph.githubassets.com/6d071be5ecdab297a7fcb0521e7e59448d140d8aa4693397814d1fecbf1b8e5c/xiaoxinlovead/Security-RISC |
| twitter:card | summary_large_image |
| og:image | https://opengraph.githubassets.com/6d071be5ecdab297a7fcb0521e7e59448d140d8aa4693397814d1fecbf1b8e5c/xiaoxinlovead/Security-RISC |
| og:image:alt | Proof-of-concept implementation for the paper "A Security RISC: Microarchitectural Attacks on Hardware RISC-V CPUs" (IEEE S&P 2023) - Code frequency · xiaoxinlovead/Security-RISC |
| og:image:width | 1200 |
| og:image:height | 600 |
| og:site_name | GitHub |
| og:type | object |
| hostname | github.com |
| expected-hostname | github.com |
| None | 42c603b9d642c4a9065a51770f75e5e27132fef0e858607f5c9cb7e422831a7b |
| turbo-cache-control | no-cache |
| go-import | github.com/xiaoxinlovead/Security-RISC git https://github.com/xiaoxinlovead/Security-RISC.git |
| octolytics-dimension-user_id | 105137776 |
| octolytics-dimension-user_login | xiaoxinlovead |
| octolytics-dimension-repository_id | 1108866506 |
| octolytics-dimension-repository_nwo | xiaoxinlovead/Security-RISC |
| octolytics-dimension-repository_public | true |
| octolytics-dimension-repository_is_fork | true |
| octolytics-dimension-repository_parent_id | 623148775 |
| octolytics-dimension-repository_parent_nwo | cispa/Security-RISC |
| octolytics-dimension-repository_network_root_id | 623148775 |
| octolytics-dimension-repository_network_root_nwo | cispa/Security-RISC |
| turbo-body-classes | logged-out env-production page-responsive |
| disable-turbo | false |
| browser-stats-url | https://api.github.com/_private/browser/stats |
| browser-errors-url | https://api.github.com/_private/browser/errors |
| release | 3b33c5aedc9808f45bc5fcf0b1e4404cf749dac7 |
| ui-target | full |
| theme-color | #1e2327 |
| color-scheme | light dark |
Links:
Viewport: width=device-width