Title: 16-Bit-RISC/PC.vhd at main · vaidikk10/16-Bit-RISC · GitHub
Open Graph Title: 16-Bit-RISC/PC.vhd at main · vaidikk10/16-Bit-RISC
X Title: 16-Bit-RISC/PC.vhd at main · vaidikk10/16-Bit-RISC
Description: 16-Bit RISC processor written in VHDL. Could be implemented onto FPGA with proper configuration - 16-Bit-RISC/PC.vhd at main · vaidikk10/16-Bit-RISC
Open Graph Description: 16-Bit RISC processor written in VHDL. Could be implemented onto FPGA with proper configuration - vaidikk10/16-Bit-RISC
X Description: 16-Bit RISC processor written in VHDL. Could be implemented onto FPGA with proper configuration - vaidikk10/16-Bit-RISC
Opengraph URL: https://github.com/vaidikk10/16-Bit-RISC/blob/main/PC.vhd
X: @github
Domain: patch-diff.githubusercontent.com
| route-pattern | /:user_id/:repository/blob/*name(/*path) |
| route-controller | blob |
| route-action | show |
| fetch-nonce | v2:2c9a8c0c-694f-8be5-7b70-1cc0ca72a323 |
| current-catalog-service-hash | f3abb0cc802f3d7b95fc8762b94bdcb13bf39634c40c357301c4aa1d67a256fb |
| request-id | 8138:156694:26C9EA9:31E5410:6992A15D |
| html-safe-nonce | 78d2228c4dc3ae84653a19d1d2983847171173cd1bd28a8fb1e5fc07969f2036 |
| visitor-payload | eyJyZWZlcnJlciI6IiIsInJlcXVlc3RfaWQiOiI4MTM4OjE1NjY5NDoyNkM5RUE5OjMxRTU0MTA6Njk5MkExNUQiLCJ2aXNpdG9yX2lkIjoiMTEyMDQ4MDUzMTc2NDY1MDMzMyIsInJlZ2lvbl9lZGdlIjoiaWFkIiwicmVnaW9uX3JlbmRlciI6ImlhZCJ9 |
| visitor-hmac | 7953bbd5ed70174392b7380b718282b703dd8074ca8c7f7a57c7bb142f440579 |
| hovercard-subject-tag | repository:671956828 |
| github-keyboard-shortcuts | repository,source-code,file-tree,copilot |
| google-site-verification | Apib7-x98H0j5cPqHWwSMm6dNU4GmODRoqxLiDzdx9I |
| octolytics-url | https://collector.github.com/github/collect |
| analytics-location | / |
| fb:app_id | 1401488693436528 |
| apple-itunes-app | app-id=1477376905, app-argument=https://github.com/vaidikk10/16-Bit-RISC/blob/main/PC.vhd |
| twitter:image | https://opengraph.githubassets.com/b4bae4b3d243d817ecd4b13b21d455c3530cd189b162fe0da109953dea26b0db/vaidikk10/16-Bit-RISC |
| twitter:card | summary_large_image |
| og:image | https://opengraph.githubassets.com/b4bae4b3d243d817ecd4b13b21d455c3530cd189b162fe0da109953dea26b0db/vaidikk10/16-Bit-RISC |
| og:image:alt | 16-Bit RISC processor written in VHDL. Could be implemented onto FPGA with proper configuration - vaidikk10/16-Bit-RISC |
| og:image:width | 1200 |
| og:image:height | 600 |
| og:site_name | GitHub |
| og:type | object |
| hostname | github.com |
| expected-hostname | github.com |
| None | 42c603b9d642c4a9065a51770f75e5e27132fef0e858607f5c9cb7e422831a7b |
| turbo-cache-control | no-cache |
| go-import | github.com/vaidikk10/16-Bit-RISC git https://github.com/vaidikk10/16-Bit-RISC.git |
| octolytics-dimension-user_id | 59808940 |
| octolytics-dimension-user_login | vaidikk10 |
| octolytics-dimension-repository_id | 671956828 |
| octolytics-dimension-repository_nwo | vaidikk10/16-Bit-RISC |
| octolytics-dimension-repository_public | true |
| octolytics-dimension-repository_is_fork | false |
| octolytics-dimension-repository_network_root_id | 671956828 |
| octolytics-dimension-repository_network_root_nwo | vaidikk10/16-Bit-RISC |
| turbo-body-classes | logged-out env-production page-responsive |
| disable-turbo | false |
| browser-stats-url | https://api.github.com/_private/browser/stats |
| browser-errors-url | https://api.github.com/_private/browser/errors |
| release | 848bc6032dcc93a9a7301dcc3f379a72ba13b96e |
| ui-target | full |
| theme-color | #1e2327 |
| color-scheme | light dark |
Links:
Viewport: width=device-width