Title: Activity · vaidikk10/16-Bit-RISC · GitHub
Open Graph Title: Activity · vaidikk10/16-Bit-RISC
X Title: Activity · vaidikk10/16-Bit-RISC
Description: 16-Bit RISC processor written in VHDL. Could be implemented onto FPGA with proper configuration - Activity · vaidikk10/16-Bit-RISC
Open Graph Description: 16-Bit RISC processor written in VHDL. Could be implemented onto FPGA with proper configuration - Activity · vaidikk10/16-Bit-RISC
X Description: 16-Bit RISC processor written in VHDL. Could be implemented onto FPGA with proper configuration - Activity · vaidikk10/16-Bit-RISC
Opengraph URL: https://github.com/vaidikk10/16-Bit-RISC
X: @github
Domain: patch-diff.githubusercontent.com
| route-pattern | /:user_id/:repository/activity(.:format) |
| route-controller | activity |
| route-action | index |
| fetch-nonce | v2:717cb6f7-8f88-dbab-c6c5-6f2896e76cf0 |
| current-catalog-service-hash | 82c569b93da5c18ed649ebd4c2c79437db4611a6a1373e805a3cb001c64130b7 |
| request-id | A20C:98BCF:41722FD:5A6178F:6980EBBB |
| html-safe-nonce | a3748b7214e632d66be259bd90c31518fd6f7915355075b90f2c4e85d9e5eefe |
| visitor-payload | eyJyZWZlcnJlciI6IiIsInJlcXVlc3RfaWQiOiJBMjBDOjk4QkNGOjQxNzIyRkQ6NUE2MTc4Rjo2OTgwRUJCQiIsInZpc2l0b3JfaWQiOiIyMDI5OTU3OTI1NjE4OTAzOTk2IiwicmVnaW9uX2VkZ2UiOiJpYWQiLCJyZWdpb25fcmVuZGVyIjoiaWFkIn0= |
| visitor-hmac | 1943803ad24b81773f9a9fa4b10223bb512b534341becd4ade0e0c38d040f31d |
| hovercard-subject-tag | repository:671956828 |
| github-keyboard-shortcuts | repository,copilot |
| google-site-verification | Apib7-x98H0j5cPqHWwSMm6dNU4GmODRoqxLiDzdx9I |
| octolytics-url | https://collector.github.com/github/collect |
| analytics-location | / |
| fb:app_id | 1401488693436528 |
| apple-itunes-app | app-id=1477376905, app-argument=https://github.com/vaidikk10/16-Bit-RISC/activity |
| twitter:image | https://opengraph.githubassets.com/b4bae4b3d243d817ecd4b13b21d455c3530cd189b162fe0da109953dea26b0db/vaidikk10/16-Bit-RISC |
| twitter:card | summary_large_image |
| og:image | https://opengraph.githubassets.com/b4bae4b3d243d817ecd4b13b21d455c3530cd189b162fe0da109953dea26b0db/vaidikk10/16-Bit-RISC |
| og:image:alt | 16-Bit RISC processor written in VHDL. Could be implemented onto FPGA with proper configuration - Activity · vaidikk10/16-Bit-RISC |
| og:image:width | 1200 |
| og:image:height | 600 |
| og:site_name | GitHub |
| og:type | object |
| hostname | github.com |
| expected-hostname | github.com |
| None | aaf8d4a8e86300179375c44c83488bc74585c21f81b72377699d5e6c4b00d1b1 |
| turbo-cache-control | no-cache |
| go-import | github.com/vaidikk10/16-Bit-RISC git https://github.com/vaidikk10/16-Bit-RISC.git |
| octolytics-dimension-user_id | 59808940 |
| octolytics-dimension-user_login | vaidikk10 |
| octolytics-dimension-repository_id | 671956828 |
| octolytics-dimension-repository_nwo | vaidikk10/16-Bit-RISC |
| octolytics-dimension-repository_public | true |
| octolytics-dimension-repository_is_fork | false |
| octolytics-dimension-repository_network_root_id | 671956828 |
| octolytics-dimension-repository_network_root_nwo | vaidikk10/16-Bit-RISC |
| turbo-body-classes | logged-out env-production page-responsive |
| disable-turbo | false |
| browser-stats-url | https://api.github.com/_private/browser/stats |
| browser-errors-url | https://api.github.com/_private/browser/errors |
| release | 0b50c4d33bc796ea7d05dba2f7cf29956c2e8265 |
| ui-target | full |
| theme-color | #1e2327 |
| color-scheme | light dark |
Links:
Viewport: width=device-width