Title: GitHub - vaidikk10/16-Bit-RISC: 16-Bit RISC processor written in VHDL. Could be implemented onto FPGA with proper configuration
Open Graph Title: GitHub - vaidikk10/16-Bit-RISC: 16-Bit RISC processor written in VHDL. Could be implemented onto FPGA with proper configuration
X Title: GitHub - vaidikk10/16-Bit-RISC: 16-Bit RISC processor written in VHDL. Could be implemented onto FPGA with proper configuration
Description: 16-Bit RISC processor written in VHDL. Could be implemented onto FPGA with proper configuration - vaidikk10/16-Bit-RISC
Open Graph Description: 16-Bit RISC processor written in VHDL. Could be implemented onto FPGA with proper configuration - vaidikk10/16-Bit-RISC
X Description: 16-Bit RISC processor written in VHDL. Could be implemented onto FPGA with proper configuration - vaidikk10/16-Bit-RISC
Opengraph URL: https://github.com/vaidikk10/16-Bit-RISC
X: @github
Domain: patch-diff.githubusercontent.com
| route-pattern | /:user_id/:repository |
| route-controller | files |
| route-action | disambiguate |
| fetch-nonce | v2:d50bd122-55c8-b3ce-71fb-10b878d37bfd |
| current-catalog-service-hash | f3abb0cc802f3d7b95fc8762b94bdcb13bf39634c40c357301c4aa1d67a256fb |
| request-id | 93AC:9D969:620BDC6:8150BDF:698089BC |
| html-safe-nonce | 4b438a5d7b093d34f0a7373b1fd57b19ed777a1c4fcec68aa37edff3742ecd1b |
| visitor-payload | eyJyZWZlcnJlciI6IiIsInJlcXVlc3RfaWQiOiI5M0FDOjlEOTY5OjYyMEJEQzY6ODE1MEJERjo2OTgwODlCQyIsInZpc2l0b3JfaWQiOiI0ODIzNDUxMjA4MDg3ODAwMjUyIiwicmVnaW9uX2VkZ2UiOiJpYWQiLCJyZWdpb25fcmVuZGVyIjoiaWFkIn0= |
| visitor-hmac | db721bd2560f7f6f86f28aef93d402fa5aab0eee23ac6b8ee0435a0017eeb90b |
| hovercard-subject-tag | repository:671956828 |
| github-keyboard-shortcuts | repository,copilot |
| google-site-verification | Apib7-x98H0j5cPqHWwSMm6dNU4GmODRoqxLiDzdx9I |
| octolytics-url | https://collector.github.com/github/collect |
| analytics-location | / |
| fb:app_id | 1401488693436528 |
| apple-itunes-app | app-id=1477376905, app-argument=https://github.com/vaidikk10/16-Bit-RISC |
| twitter:image | https://opengraph.githubassets.com/b4bae4b3d243d817ecd4b13b21d455c3530cd189b162fe0da109953dea26b0db/vaidikk10/16-Bit-RISC |
| twitter:card | summary_large_image |
| og:image | https://opengraph.githubassets.com/b4bae4b3d243d817ecd4b13b21d455c3530cd189b162fe0da109953dea26b0db/vaidikk10/16-Bit-RISC |
| og:image:alt | 16-Bit RISC processor written in VHDL. Could be implemented onto FPGA with proper configuration - vaidikk10/16-Bit-RISC |
| og:image:width | 1200 |
| og:image:height | 600 |
| og:site_name | GitHub |
| og:type | object |
| hostname | github.com |
| expected-hostname | github.com |
| None | a655d4df3b43671613bf5bf4449d183ed68a015e5d32b00269218f3d9a2e710d |
| turbo-cache-control | no-preview |
| go-import | github.com/vaidikk10/16-Bit-RISC git https://github.com/vaidikk10/16-Bit-RISC.git |
| octolytics-dimension-user_id | 59808940 |
| octolytics-dimension-user_login | vaidikk10 |
| octolytics-dimension-repository_id | 671956828 |
| octolytics-dimension-repository_nwo | vaidikk10/16-Bit-RISC |
| octolytics-dimension-repository_public | true |
| octolytics-dimension-repository_is_fork | false |
| octolytics-dimension-repository_network_root_id | 671956828 |
| octolytics-dimension-repository_network_root_nwo | vaidikk10/16-Bit-RISC |
| turbo-body-classes | logged-out env-production page-responsive |
| disable-turbo | false |
| browser-stats-url | https://api.github.com/_private/browser/stats |
| browser-errors-url | https://api.github.com/_private/browser/errors |
| release | 4fc036202b2c45e242f3563a131cd4c7da5a7c7d |
| ui-target | full |
| theme-color | #1e2327 |
| color-scheme | light dark |
Links:
Viewport: width=device-width