Title: Pull requests · sudo-LuSer/UAL-RISC-V · GitHub
Open Graph Title: Pull requests · sudo-LuSer/UAL-RISC-V
X Title: Pull requests · sudo-LuSer/UAL-RISC-V
Description: 8-Bit ALU in VHDL: A VHDL implementation of an 8-bit Arithmetic Logic Unit (ALU) supporting arithmetic, logic, and shift operations. Includes carry, overflow, and zero flags. Ideal for learning digital design or building custom processors. - Pull requests · sudo-LuSer/UAL-RISC-V
Open Graph Description: 8-Bit ALU in VHDL: A VHDL implementation of an 8-bit Arithmetic Logic Unit (ALU) supporting arithmetic, logic, and shift operations. Includes carry, overflow, and zero flags. Ideal for learning dig...
X Description: 8-Bit ALU in VHDL: A VHDL implementation of an 8-bit Arithmetic Logic Unit (ALU) supporting arithmetic, logic, and shift operations. Includes carry, overflow, and zero flags. Ideal for learning dig...
Opengraph URL: https://github.com/sudo-LuSer/UAL-RISC-V
X: @github
Domain: patch-diff.githubusercontent.com
| route-pattern | /:user_id/:repository/pulls(.:format) |
| route-controller | pull_requests |
| route-action | index |
| fetch-nonce | v2:06e017e7-66b3-5d57-761f-a8fb3dcb2db9 |
| current-catalog-service-hash | ae870bc5e265a340912cde392f23dad3671a0a881730ffdadd82f2f57d81641b |
| request-id | AC06:A5FF4:1A8888F:2265D5C:69926196 |
| html-safe-nonce | 9890826c885f55d54fe5eaa641dc78b6c58e4261f9e5ad29bc389118deb20632 |
| visitor-payload | eyJyZWZlcnJlciI6IiIsInJlcXVlc3RfaWQiOiJBQzA2OkE1RkY0OjFBODg4OEY6MjI2NUQ1Qzo2OTkyNjE5NiIsInZpc2l0b3JfaWQiOiI3Nzc0NDg4MTQyOTkyNzk0MDA2IiwicmVnaW9uX2VkZ2UiOiJpYWQiLCJyZWdpb25fcmVuZGVyIjoiaWFkIn0= |
| visitor-hmac | 184cfb0ade321a2430b2bc764f7bc98b860ddbc65318be230170a8c4e1858917 |
| hovercard-subject-tag | repository:927893535 |
| github-keyboard-shortcuts | repository,pull-request-list,pull-request-conversation,pull-request-files-changed,copilot |
| google-site-verification | Apib7-x98H0j5cPqHWwSMm6dNU4GmODRoqxLiDzdx9I |
| octolytics-url | https://collector.github.com/github/collect |
| analytics-location-query-strip | true |
| analytics-location | / |
| fb:app_id | 1401488693436528 |
| apple-itunes-app | app-id=1477376905, app-argument=https://github.com/sudo-LuSer/UAL-RISC-V/pulls |
| twitter:image | https://opengraph.githubassets.com/8236554cc444b7e5d78ef6007f608695d36077f3d3ea50ff4348c8b2ebe0ec0a/sudo-LuSer/UAL-RISC-V |
| twitter:card | summary_large_image |
| og:image | https://opengraph.githubassets.com/8236554cc444b7e5d78ef6007f608695d36077f3d3ea50ff4348c8b2ebe0ec0a/sudo-LuSer/UAL-RISC-V |
| og:image:alt | 8-Bit ALU in VHDL: A VHDL implementation of an 8-bit Arithmetic Logic Unit (ALU) supporting arithmetic, logic, and shift operations. Includes carry, overflow, and zero flags. Ideal for learning dig... |
| og:image:width | 1200 |
| og:image:height | 600 |
| og:site_name | GitHub |
| og:type | object |
| hostname | github.com |
| expected-hostname | github.com |
| None | 42c603b9d642c4a9065a51770f75e5e27132fef0e858607f5c9cb7e422831a7b |
| turbo-cache-control | no-preview |
| go-import | github.com/sudo-LuSer/UAL-RISC-V git https://github.com/sudo-LuSer/UAL-RISC-V.git |
| octolytics-dimension-user_id | 65375745 |
| octolytics-dimension-user_login | sudo-LuSer |
| octolytics-dimension-repository_id | 927893535 |
| octolytics-dimension-repository_nwo | sudo-LuSer/UAL-RISC-V |
| octolytics-dimension-repository_public | true |
| octolytics-dimension-repository_is_fork | false |
| octolytics-dimension-repository_network_root_id | 927893535 |
| octolytics-dimension-repository_network_root_nwo | sudo-LuSer/UAL-RISC-V |
| turbo-body-classes | logged-out env-production page-responsive |
| disable-turbo | false |
| browser-stats-url | https://api.github.com/_private/browser/stats |
| browser-errors-url | https://api.github.com/_private/browser/errors |
| release | 848bc6032dcc93a9a7301dcc3f379a72ba13b96e |
| ui-target | full |
| theme-color | #1e2327 |
| color-scheme | light dark |
Links:
Viewport: width=device-width