Title: Commits · s8lvg/Security-RISC · GitHub
Open Graph Title: Commits · s8lvg/Security-RISC
X Title: Commits · s8lvg/Security-RISC
Description: Proof-of-concept implementation for the paper "A Security RISC: Microarchitectural Attacks on Hardware RISC-V CPUs" (IEEE S&P 2023) - Commits · s8lvg/Security-RISC
Open Graph Description: Proof-of-concept implementation for the paper "A Security RISC: Microarchitectural Attacks on Hardware RISC-V CPUs" (IEEE S&P 2023) - Commits · s8lvg/Security-RISC
X Description: Proof-of-concept implementation for the paper "A Security RISC: Microarchitectural Attacks on Hardware RISC-V CPUs" (IEEE S&P 2023) - Commits · s8lvg/Security-RISC
Opengraph URL: https://github.com/s8lvg/Security-RISC
X: @github
Domain: patch-diff.githubusercontent.com
| route-pattern | /:user_id/:repository/graphs/commit-activity(.:format) |
| route-controller | repos_insights_commit_activity |
| route-action | index |
| fetch-nonce | v2:e5f1a2c0-cacc-aeb9-de4a-b1aa2a5e5910 |
| current-catalog-service-hash | b4d8436665c5448282b6f4eacc6394e6e8801de97cb226acdca9da20ae59be92 |
| request-id | ABA2:9E466:14BD90:1A57D6:69902DAB |
| html-safe-nonce | ee49684c0acd936bae35ebdc64594bc3a816fd04135d65ce6dfa2ea5f72d2044 |
| visitor-payload | eyJyZWZlcnJlciI6IiIsInJlcXVlc3RfaWQiOiJBQkEyOjlFNDY2OjE0QkQ5MDoxQTU3RDY6Njk5MDJEQUIiLCJ2aXNpdG9yX2lkIjoiMzE5NTMzMTc3NjEyODA3NTk2IiwicmVnaW9uX2VkZ2UiOiJpYWQiLCJyZWdpb25fcmVuZGVyIjoiaWFkIn0= |
| visitor-hmac | fbc4392b9ba03aaea32f2ec1c1f125cc21ead5feccde9815d2bd6bbd1ca073db |
| hovercard-subject-tag | repository:656346740 |
| github-keyboard-shortcuts | repository,copilot |
| google-site-verification | Apib7-x98H0j5cPqHWwSMm6dNU4GmODRoqxLiDzdx9I |
| octolytics-url | https://collector.github.com/github/collect |
| analytics-location | / |
| fb:app_id | 1401488693436528 |
| apple-itunes-app | app-id=1477376905, app-argument=https://github.com/s8lvg/Security-RISC/graphs/commit-activity |
| twitter:image | https://opengraph.githubassets.com/e3ced512d0b4885cebdd4ed3e8a8378d8ed35d9057d82328bd52afa10fde9c39/s8lvg/Security-RISC |
| twitter:card | summary_large_image |
| og:image | https://opengraph.githubassets.com/e3ced512d0b4885cebdd4ed3e8a8378d8ed35d9057d82328bd52afa10fde9c39/s8lvg/Security-RISC |
| og:image:alt | Proof-of-concept implementation for the paper "A Security RISC: Microarchitectural Attacks on Hardware RISC-V CPUs" (IEEE S&P 2023) - Commits · s8lvg/Security-RISC |
| og:image:width | 1200 |
| og:image:height | 600 |
| og:site_name | GitHub |
| og:type | object |
| hostname | github.com |
| expected-hostname | github.com |
| None | 42c603b9d642c4a9065a51770f75e5e27132fef0e858607f5c9cb7e422831a7b |
| turbo-cache-control | no-cache |
| go-import | github.com/s8lvg/Security-RISC git https://github.com/s8lvg/Security-RISC.git |
| octolytics-dimension-user_id | 48364605 |
| octolytics-dimension-user_login | s8lvg |
| octolytics-dimension-repository_id | 656346740 |
| octolytics-dimension-repository_nwo | s8lvg/Security-RISC |
| octolytics-dimension-repository_public | true |
| octolytics-dimension-repository_is_fork | true |
| octolytics-dimension-repository_parent_id | 623148775 |
| octolytics-dimension-repository_parent_nwo | cispa/Security-RISC |
| octolytics-dimension-repository_network_root_id | 623148775 |
| octolytics-dimension-repository_network_root_nwo | cispa/Security-RISC |
| turbo-body-classes | logged-out env-production page-responsive |
| disable-turbo | false |
| browser-stats-url | https://api.github.com/_private/browser/stats |
| browser-errors-url | https://api.github.com/_private/browser/errors |
| release | 3b33c5aedc9808f45bc5fcf0b1e4404cf749dac7 |
| ui-target | full |
| theme-color | #1e2327 |
| color-scheme | light dark |
Links:
Viewport: width=device-width