Title: Commits · rstar900/Dual-Core-RISC-V-Processor · GitHub
Open Graph Title: Commits · rstar900/Dual-Core-RISC-V-Processor
X Title: Commits · rstar900/Dual-Core-RISC-V-Processor
Description: A dual core RISC-V processor (using PULP platform SoC) implemented on a Digilent Arty S7-50 FPGA board. - Commits · rstar900/Dual-Core-RISC-V-Processor
Open Graph Description: A dual core RISC-V processor (using PULP platform SoC) implemented on a Digilent Arty S7-50 FPGA board. - Commits · rstar900/Dual-Core-RISC-V-Processor
X Description: A dual core RISC-V processor (using PULP platform SoC) implemented on a Digilent Arty S7-50 FPGA board. - Commits · rstar900/Dual-Core-RISC-V-Processor
Opengraph URL: https://github.com/rstar900/Dual-Core-RISC-V-Processor
X: @github
Domain: patch-diff.githubusercontent.com
| route-pattern | /:user_id/:repository/commits(/*name) |
| route-controller | commits |
| route-action | show |
| fetch-nonce | v2:4eb459f1-dbe3-f2a0-ce01-a42560bbdfb7 |
| current-catalog-service-hash | f3abb0cc802f3d7b95fc8762b94bdcb13bf39634c40c357301c4aa1d67a256fb |
| request-id | AF50:1BF4D5:24AB70D:2F53077:699292D8 |
| html-safe-nonce | a7b72b74dc8d1d310655787600c509a3332398fb50b8e1133fdf270a4f09978f |
| visitor-payload | eyJyZWZlcnJlciI6IiIsInJlcXVlc3RfaWQiOiJBRjUwOjFCRjRENToyNEFCNzBEOjJGNTMwNzc6Njk5MjkyRDgiLCJ2aXNpdG9yX2lkIjoiNzUxNDMxMjE0ODM4MjIzNTc2IiwicmVnaW9uX2VkZ2UiOiJpYWQiLCJyZWdpb25fcmVuZGVyIjoiaWFkIn0= |
| visitor-hmac | c88a79ba82644ad0b5a586072d3e11336f81117cbafee60f31447f8aeec0411f |
| hovercard-subject-tag | repository:522245283 |
| github-keyboard-shortcuts | repository,commit-list,copilot |
| google-site-verification | Apib7-x98H0j5cPqHWwSMm6dNU4GmODRoqxLiDzdx9I |
| octolytics-url | https://collector.github.com/github/collect |
| analytics-location | / |
| fb:app_id | 1401488693436528 |
| apple-itunes-app | app-id=1477376905, app-argument=https://github.com/rstar900/Dual-Core-RISC-V-Processor/commits/main |
| twitter:image | https://opengraph.githubassets.com/17845f403f1369e35dc6304127ed69d1143e16a6638728ae6b12daf901d44ca7/rstar900/Dual-Core-RISC-V-Processor |
| twitter:card | summary_large_image |
| og:image | https://opengraph.githubassets.com/17845f403f1369e35dc6304127ed69d1143e16a6638728ae6b12daf901d44ca7/rstar900/Dual-Core-RISC-V-Processor |
| og:image:alt | A dual core RISC-V processor (using PULP platform SoC) implemented on a Digilent Arty S7-50 FPGA board. - Commits · rstar900/Dual-Core-RISC-V-Processor |
| og:image:width | 1200 |
| og:image:height | 600 |
| og:site_name | GitHub |
| og:type | object |
| hostname | github.com |
| expected-hostname | github.com |
| None | 42c603b9d642c4a9065a51770f75e5e27132fef0e858607f5c9cb7e422831a7b |
| turbo-cache-control | no-cache |
| go-import | github.com/rstar900/Dual-Core-RISC-V-Processor git https://github.com/rstar900/Dual-Core-RISC-V-Processor.git |
| octolytics-dimension-user_id | 25794033 |
| octolytics-dimension-user_login | rstar900 |
| octolytics-dimension-repository_id | 522245283 |
| octolytics-dimension-repository_nwo | rstar900/Dual-Core-RISC-V-Processor |
| octolytics-dimension-repository_public | true |
| octolytics-dimension-repository_is_fork | false |
| octolytics-dimension-repository_network_root_id | 522245283 |
| octolytics-dimension-repository_network_root_nwo | rstar900/Dual-Core-RISC-V-Processor |
| turbo-body-classes | logged-out env-production page-responsive |
| disable-turbo | false |
| browser-stats-url | https://api.github.com/_private/browser/stats |
| browser-errors-url | https://api.github.com/_private/browser/errors |
| release | 848bc6032dcc93a9a7301dcc3f379a72ba13b96e |
| ui-target | full |
| theme-color | #1e2327 |
| color-scheme | light dark |
Links:
Viewport: width=device-width