Title: GitHub - rstar900/Dual-Core-RISC-V-Processor: A dual core RISC-V processor (using PULP platform SoC) implemented on a Digilent Arty S7-50 FPGA board.
Open Graph Title: GitHub - rstar900/Dual-Core-RISC-V-Processor: A dual core RISC-V processor (using PULP platform SoC) implemented on a Digilent Arty S7-50 FPGA board.
X Title: GitHub - rstar900/Dual-Core-RISC-V-Processor: A dual core RISC-V processor (using PULP platform SoC) implemented on a Digilent Arty S7-50 FPGA board.
Description: A dual core RISC-V processor (using PULP platform SoC) implemented on a Digilent Arty S7-50 FPGA board. - rstar900/Dual-Core-RISC-V-Processor
Open Graph Description: A dual core RISC-V processor (using PULP platform SoC) implemented on a Digilent Arty S7-50 FPGA board. - rstar900/Dual-Core-RISC-V-Processor
X Description: A dual core RISC-V processor (using PULP platform SoC) implemented on a Digilent Arty S7-50 FPGA board. - rstar900/Dual-Core-RISC-V-Processor
Opengraph URL: https://github.com/rstar900/Dual-Core-RISC-V-Processor
X: @github
Domain: patch-diff.githubusercontent.com
| route-pattern | /:user_id/:repository |
| route-controller | files |
| route-action | disambiguate |
| fetch-nonce | v2:9d738ad5-02eb-876c-c098-bbcaf9692b7b |
| current-catalog-service-hash | f3abb0cc802f3d7b95fc8762b94bdcb13bf39634c40c357301c4aa1d67a256fb |
| request-id | A302:15579C:349404:44C062:698EA54F |
| html-safe-nonce | 59b2457794859f6333c2ef65153490b25530d0578aaf4deca49515b7fcf339c3 |
| visitor-payload | eyJyZWZlcnJlciI6IiIsInJlcXVlc3RfaWQiOiJBMzAyOjE1NTc5QzozNDk0MDQ6NDRDMDYyOjY5OEVBNTRGIiwidmlzaXRvcl9pZCI6IjExMDI5MTE2OTc0NTcxNjE1NTEiLCJyZWdpb25fZWRnZSI6ImlhZCIsInJlZ2lvbl9yZW5kZXIiOiJpYWQifQ== |
| visitor-hmac | 8b984805a9dbeb5ffddfbd141cf0e79ab25dc076649bc7af61a74d551dfb2063 |
| hovercard-subject-tag | repository:522245283 |
| github-keyboard-shortcuts | repository,copilot |
| google-site-verification | Apib7-x98H0j5cPqHWwSMm6dNU4GmODRoqxLiDzdx9I |
| octolytics-url | https://collector.github.com/github/collect |
| analytics-location | / |
| fb:app_id | 1401488693436528 |
| apple-itunes-app | app-id=1477376905, app-argument=https://github.com/rstar900/Dual-Core-RISC-V-Processor |
| twitter:image | https://opengraph.githubassets.com/17845f403f1369e35dc6304127ed69d1143e16a6638728ae6b12daf901d44ca7/rstar900/Dual-Core-RISC-V-Processor |
| twitter:card | summary_large_image |
| og:image | https://opengraph.githubassets.com/17845f403f1369e35dc6304127ed69d1143e16a6638728ae6b12daf901d44ca7/rstar900/Dual-Core-RISC-V-Processor |
| og:image:alt | A dual core RISC-V processor (using PULP platform SoC) implemented on a Digilent Arty S7-50 FPGA board. - rstar900/Dual-Core-RISC-V-Processor |
| og:image:width | 1200 |
| og:image:height | 600 |
| og:site_name | GitHub |
| og:type | object |
| hostname | github.com |
| expected-hostname | github.com |
| None | cb2828a801ee6b7be618f3ac76fbf55def35bbc30f053a9c41bf90210b8b72ba |
| turbo-cache-control | no-preview |
| go-import | github.com/rstar900/Dual-Core-RISC-V-Processor git https://github.com/rstar900/Dual-Core-RISC-V-Processor.git |
| octolytics-dimension-user_id | 25794033 |
| octolytics-dimension-user_login | rstar900 |
| octolytics-dimension-repository_id | 522245283 |
| octolytics-dimension-repository_nwo | rstar900/Dual-Core-RISC-V-Processor |
| octolytics-dimension-repository_public | true |
| octolytics-dimension-repository_is_fork | false |
| octolytics-dimension-repository_network_root_id | 522245283 |
| octolytics-dimension-repository_network_root_nwo | rstar900/Dual-Core-RISC-V-Processor |
| turbo-body-classes | logged-out env-production page-responsive |
| disable-turbo | false |
| browser-stats-url | https://api.github.com/_private/browser/stats |
| browser-errors-url | https://api.github.com/_private/browser/errors |
| release | e6b91a7e6e46287d26887e3fb7a4161657bab8f7 |
| ui-target | full |
| theme-color | #1e2327 |
| color-scheme | light dark |
Links:
Viewport: width=device-width