Title: GitHub - masoud-ata/PH-RISC-V: A simple 32-bit 5-stage RISC-V processor in VHDL based on the book Computer Organization and Design by Patterson & Hennesy
Open Graph Title: GitHub - masoud-ata/PH-RISC-V: A simple 32-bit 5-stage RISC-V processor in VHDL based on the book Computer Organization and Design by Patterson & Hennesy
X Title: GitHub - masoud-ata/PH-RISC-V: A simple 32-bit 5-stage RISC-V processor in VHDL based on the book Computer Organization and Design by Patterson & Hennesy
Description: A simple 32-bit 5-stage RISC-V processor in VHDL based on the book Computer Organization and Design by Patterson & Hennesy - masoud-ata/PH-RISC-V
Open Graph Description: A simple 32-bit 5-stage RISC-V processor in VHDL based on the book Computer Organization and Design by Patterson & Hennesy - masoud-ata/PH-RISC-V
X Description: A simple 32-bit 5-stage RISC-V processor in VHDL based on the book Computer Organization and Design by Patterson & Hennesy - masoud-ata/PH-RISC-V
Opengraph URL: https://github.com/masoud-ata/PH-RISC-V
X: @github
Domain: patch-diff.githubusercontent.com
| route-pattern | /:user_id/:repository |
| route-controller | files |
| route-action | disambiguate |
| fetch-nonce | v2:5a44a415-9046-8e06-a6f0-d81331171da3 |
| current-catalog-service-hash | f3abb0cc802f3d7b95fc8762b94bdcb13bf39634c40c357301c4aa1d67a256fb |
| request-id | A4F4:1581ED:77BD5F:A50A80:698E0A18 |
| html-safe-nonce | 2d2e0477af5d5279fab2f7de6721b69691ca7249d3d2cbe8923ad93216a1451e |
| visitor-payload | eyJyZWZlcnJlciI6IiIsInJlcXVlc3RfaWQiOiJBNEY0OjE1ODFFRDo3N0JENUY6QTUwQTgwOjY5OEUwQTE4IiwidmlzaXRvcl9pZCI6IjMzMDE2MjkwMDEwMTM3OTEyNTYiLCJyZWdpb25fZWRnZSI6ImlhZCIsInJlZ2lvbl9yZW5kZXIiOiJpYWQifQ== |
| visitor-hmac | 30fbd991b8653824f90a3323dd34380e884c45a7a9608677f2cc15f0360fa0e1 |
| hovercard-subject-tag | repository:252419765 |
| github-keyboard-shortcuts | repository,copilot |
| google-site-verification | Apib7-x98H0j5cPqHWwSMm6dNU4GmODRoqxLiDzdx9I |
| octolytics-url | https://collector.github.com/github/collect |
| analytics-location | / |
| fb:app_id | 1401488693436528 |
| apple-itunes-app | app-id=1477376905, app-argument=https://github.com/masoud-ata/PH-RISC-V |
| twitter:image | https://opengraph.githubassets.com/8640543fbe7921292d28d02296f93e254799e1db110c8c754725fe66559ee368/masoud-ata/PH-RISC-V |
| twitter:card | summary_large_image |
| og:image | https://opengraph.githubassets.com/8640543fbe7921292d28d02296f93e254799e1db110c8c754725fe66559ee368/masoud-ata/PH-RISC-V |
| og:image:alt | A simple 32-bit 5-stage RISC-V processor in VHDL based on the book Computer Organization and Design by Patterson & Hennesy - masoud-ata/PH-RISC-V |
| og:image:width | 1200 |
| og:image:height | 600 |
| og:site_name | GitHub |
| og:type | object |
| hostname | github.com |
| expected-hostname | github.com |
| None | 70a88bfe6d9639434ae7f5a46d15c336b8884978a51526bc55fc57d848f1e3c1 |
| turbo-cache-control | no-preview |
| go-import | github.com/masoud-ata/PH-RISC-V git https://github.com/masoud-ata/PH-RISC-V.git |
| octolytics-dimension-user_id | 54315689 |
| octolytics-dimension-user_login | masoud-ata |
| octolytics-dimension-repository_id | 252419765 |
| octolytics-dimension-repository_nwo | masoud-ata/PH-RISC-V |
| octolytics-dimension-repository_public | true |
| octolytics-dimension-repository_is_fork | false |
| octolytics-dimension-repository_network_root_id | 252419765 |
| octolytics-dimension-repository_network_root_nwo | masoud-ata/PH-RISC-V |
| turbo-body-classes | logged-out env-production page-responsive |
| disable-turbo | false |
| browser-stats-url | https://api.github.com/_private/browser/stats |
| browser-errors-url | https://api.github.com/_private/browser/errors |
| release | 2519b16db5550494a653f9a8837c14ef7df80804 |
| ui-target | full |
| theme-color | #1e2327 |
| color-scheme | light dark |
Links:
Viewport: width=device-width
