Title: FPGA MicroPython (FuPy) · GitHub
Open Graph Title: FPGA MicroPython (FuPy)
X Title: FPGA MicroPython (FuPy)
Description: FPGA Python development stack! Use Python to develop FPGA gateware and CPU firmware (using LiteX & Migen+MiSoC) - FPGA MicroPython (FuPy)
Open Graph Description: FPGA Python development stack! Use Python to develop FPGA gateware and CPU firmware (using LiteX & Migen+MiSoC) - FPGA MicroPython (FuPy)
X Description: FPGA Python development stack! Use Python to develop FPGA gateware and CPU firmware (using LiteX & Migen+MiSoC) - FPGA MicroPython (FuPy)
Mail addresses
upy-fpga@googlegroups.com
Opengraph URL: https://github.com/fupy
X: @github
Domain: patch-diff.githubusercontent.com
| route-pattern | /:user_id(.:format) |
| route-controller | profiles |
| route-action | show |
| fetch-nonce | v2:520b78c3-bb02-97a2-0615-161685b30ce9 |
| current-catalog-service-hash | 4a1c50a83cf6cc4b55b6b9c53e553e3f847c876b87fb333f71f5d05db8f1a7db |
| request-id | 93FC:390CC4:17CC9E1:200A895:696EACF3 |
| html-safe-nonce | 255a419c31970aa0585af86c3a812f3b577a5734b156357aae50674fbc3c05f9 |
| visitor-payload | eyJyZWZlcnJlciI6IiIsInJlcXVlc3RfaWQiOiI5M0ZDOjM5MENDNDoxN0NDOUUxOjIwMEE4OTU6Njk2RUFDRjMiLCJ2aXNpdG9yX2lkIjoiMzk1MjYyMTM0MzAwNDg2MzczMSIsInJlZ2lvbl9lZGdlIjoiaWFkIiwicmVnaW9uX3JlbmRlciI6ImlhZCJ9 |
| visitor-hmac | 930753ce65cb856f5e1b5db1ce04d1dcdaf0ddc587a17898219fbece7c570a48 |
| hovercard-subject-tag | organization:25288046 |
| github-keyboard-shortcuts | copilot |
| google-site-verification | Apib7-x98H0j5cPqHWwSMm6dNU4GmODRoqxLiDzdx9I |
| octolytics-url | https://collector.github.com/github/collect |
| analytics-location | / |
| fb:app_id | 1401488693436528 |
| apple-itunes-app | app-id=1477376905, app-argument=https://github.com/fupy |
| twitter:image | https://avatars.githubusercontent.com/u/25288046?s=280&v=4 |
| twitter:card | summary_large_image |
| og:image | https://avatars.githubusercontent.com/u/25288046?s=280&v=4 |
| og:image:alt | FPGA Python development stack! Use Python to develop FPGA gateware and CPU firmware (using LiteX & Migen+MiSoC) - FPGA MicroPython (FuPy) |
| og:site_name | GitHub |
| og:type | profile |
| profile:username | fupy |
| hostname | github.com |
| expected-hostname | github.com |
| None | b278ad162d35332b6de714dfb005de04386c4d92df6475522bef910f491a35ee |
| turbo-cache-control | no-preview |
| turbo-body-classes | logged-out env-production page-responsive |
| disable-turbo | false |
| browser-stats-url | https://api.github.com/_private/browser/stats |
| browser-errors-url | https://api.github.com/_private/browser/errors |
| release | 39aed5006635ab6f45e6b77d23e73b08a00272a3 |
| ui-target | full |
| theme-color | #1e2327 |
| color-scheme | light dark |
Links:
Viewport: width=device-width