Title: Commits · cispa/Security-RISC · GitHub
Open Graph Title: Commits · cispa/Security-RISC
X Title: Commits · cispa/Security-RISC
Description: Proof-of-concept implementation for the paper "A Security RISC: Microarchitectural Attacks on Hardware RISC-V CPUs" (IEEE S&P 2023) - Commits · cispa/Security-RISC
Open Graph Description: Proof-of-concept implementation for the paper "A Security RISC: Microarchitectural Attacks on Hardware RISC-V CPUs" (IEEE S&P 2023) - Commits · cispa/Security-RISC
X Description: Proof-of-concept implementation for the paper "A Security RISC: Microarchitectural Attacks on Hardware RISC-V CPUs" (IEEE S&P 2023) - Commits · cispa/Security-RISC
Opengraph URL: https://github.com/cispa/Security-RISC
X: @github
Domain: patch-diff.githubusercontent.com
| route-pattern | /:user_id/:repository/graphs/commit-activity(.:format) |
| route-controller | repos_insights_commit_activity |
| route-action | index |
| fetch-nonce | v2:c8221e1e-ee12-e874-6174-bd103a32d815 |
| current-catalog-service-hash | b4d8436665c5448282b6f4eacc6394e6e8801de97cb226acdca9da20ae59be92 |
| request-id | AD5C:7A7D:57808B:79B2B1:698E05F2 |
| html-safe-nonce | 637f6a4a3974b4f5a1f24a86770cf2e4492b9245f8dcd45e9d3d7341358a9396 |
| visitor-payload | eyJyZWZlcnJlciI6IiIsInJlcXVlc3RfaWQiOiJBRDVDOjdBN0Q6NTc4MDhCOjc5QjJCMTo2OThFMDVGMiIsInZpc2l0b3JfaWQiOiI4NTE3NDc0NjQyOTAxNzMwODAyIiwicmVnaW9uX2VkZ2UiOiJpYWQiLCJyZWdpb25fcmVuZGVyIjoiaWFkIn0= |
| visitor-hmac | e2b224d0e9709ebb62c1d8cc746dd94d6e78f4d2b3ad3b816165ad7484c31577 |
| hovercard-subject-tag | repository:623148775 |
| github-keyboard-shortcuts | repository,copilot |
| google-site-verification | Apib7-x98H0j5cPqHWwSMm6dNU4GmODRoqxLiDzdx9I |
| octolytics-url | https://collector.github.com/github/collect |
| analytics-location | / |
| fb:app_id | 1401488693436528 |
| apple-itunes-app | app-id=1477376905, app-argument=https://github.com/cispa/Security-RISC/graphs/commit-activity |
| twitter:image | https://opengraph.githubassets.com/dac5b6312bdd1d40fbaedb3dc1bd49335f0787edff218d96fe6ba0d15f5dfdb4/cispa/Security-RISC |
| twitter:card | summary_large_image |
| og:image | https://opengraph.githubassets.com/dac5b6312bdd1d40fbaedb3dc1bd49335f0787edff218d96fe6ba0d15f5dfdb4/cispa/Security-RISC |
| og:image:alt | Proof-of-concept implementation for the paper "A Security RISC: Microarchitectural Attacks on Hardware RISC-V CPUs" (IEEE S&P 2023) - Commits · cispa/Security-RISC |
| og:image:width | 1200 |
| og:image:height | 600 |
| og:site_name | GitHub |
| og:type | object |
| hostname | github.com |
| expected-hostname | github.com |
| None | 70a88bfe6d9639434ae7f5a46d15c336b8884978a51526bc55fc57d848f1e3c1 |
| turbo-cache-control | no-cache |
| go-import | github.com/cispa/Security-RISC git https://github.com/cispa/Security-RISC.git |
| octolytics-dimension-user_id | 28383599 |
| octolytics-dimension-user_login | cispa |
| octolytics-dimension-repository_id | 623148775 |
| octolytics-dimension-repository_nwo | cispa/Security-RISC |
| octolytics-dimension-repository_public | true |
| octolytics-dimension-repository_is_fork | false |
| octolytics-dimension-repository_network_root_id | 623148775 |
| octolytics-dimension-repository_network_root_nwo | cispa/Security-RISC |
| turbo-body-classes | logged-out env-production page-responsive |
| disable-turbo | false |
| browser-stats-url | https://api.github.com/_private/browser/stats |
| browser-errors-url | https://api.github.com/_private/browser/errors |
| release | 2519b16db5550494a653f9a8837c14ef7df80804 |
| ui-target | full |
| theme-color | #1e2327 |
| color-scheme | light dark |
Links:
Viewport: width=device-width