Title: GitHub - cispa/Security-RISC: Proof-of-concept implementation for the paper "A Security RISC: Microarchitectural Attacks on Hardware RISC-V CPUs" (IEEE S&P 2023)
Open Graph Title: GitHub - cispa/Security-RISC: Proof-of-concept implementation for the paper "A Security RISC: Microarchitectural Attacks on Hardware RISC-V CPUs" (IEEE S&P 2023)
X Title: GitHub - cispa/Security-RISC: Proof-of-concept implementation for the paper "A Security RISC: Microarchitectural Attacks on Hardware RISC-V CPUs" (IEEE S&P 2023)
Description: Proof-of-concept implementation for the paper "A Security RISC: Microarchitectural Attacks on Hardware RISC-V CPUs" (IEEE S&P 2023) - cispa/Security-RISC
Open Graph Description: Proof-of-concept implementation for the paper "A Security RISC: Microarchitectural Attacks on Hardware RISC-V CPUs" (IEEE S&P 2023) - cispa/Security-RISC
X Description: Proof-of-concept implementation for the paper "A Security RISC: Microarchitectural Attacks on Hardware RISC-V CPUs" (IEEE S&P 2023) - cispa/Security-RISC
Opengraph URL: https://github.com/cispa/Security-RISC
X: @github
Domain: patch-diff.githubusercontent.com
| route-pattern | /:user_id/:repository |
| route-controller | files |
| route-action | disambiguate |
| fetch-nonce | v2:8fc0317e-fef8-bae2-aa1b-4aaf00b7164e |
| current-catalog-service-hash | f3abb0cc802f3d7b95fc8762b94bdcb13bf39634c40c357301c4aa1d67a256fb |
| request-id | A448:5ECB2:10EFF38:173A410:698E1F7E |
| html-safe-nonce | e15d3382b87cd4a6f1a8cc543ec008c26958b3d2481e3fe1ee1e0a17411d7383 |
| visitor-payload | eyJyZWZlcnJlciI6IiIsInJlcXVlc3RfaWQiOiJBNDQ4OjVFQ0IyOjEwRUZGMzg6MTczQTQxMDo2OThFMUY3RSIsInZpc2l0b3JfaWQiOiIzMDQzODQ5NzM5ODg1Njg5NTgiLCJyZWdpb25fZWRnZSI6ImlhZCIsInJlZ2lvbl9yZW5kZXIiOiJpYWQifQ== |
| visitor-hmac | c3270a457b2e7161735c8455d83b25d405916e6fd8047eaf815f86ed140cede4 |
| hovercard-subject-tag | repository:623148775 |
| github-keyboard-shortcuts | repository,copilot |
| google-site-verification | Apib7-x98H0j5cPqHWwSMm6dNU4GmODRoqxLiDzdx9I |
| octolytics-url | https://collector.github.com/github/collect |
| analytics-location | / |
| fb:app_id | 1401488693436528 |
| apple-itunes-app | app-id=1477376905, app-argument=https://github.com/cispa/Security-RISC |
| twitter:image | https://opengraph.githubassets.com/dac5b6312bdd1d40fbaedb3dc1bd49335f0787edff218d96fe6ba0d15f5dfdb4/cispa/Security-RISC |
| twitter:card | summary_large_image |
| og:image | https://opengraph.githubassets.com/dac5b6312bdd1d40fbaedb3dc1bd49335f0787edff218d96fe6ba0d15f5dfdb4/cispa/Security-RISC |
| og:image:alt | Proof-of-concept implementation for the paper "A Security RISC: Microarchitectural Attacks on Hardware RISC-V CPUs" (IEEE S&P 2023) - cispa/Security-RISC |
| og:image:width | 1200 |
| og:image:height | 600 |
| og:site_name | GitHub |
| og:type | object |
| hostname | github.com |
| expected-hostname | github.com |
| None | 7d71262819a4a68a7786924c05495bfd40a7561e4258dd129ba36f53d667639a |
| turbo-cache-control | no-preview |
| go-import | github.com/cispa/Security-RISC git https://github.com/cispa/Security-RISC.git |
| octolytics-dimension-user_id | 28383599 |
| octolytics-dimension-user_login | cispa |
| octolytics-dimension-repository_id | 623148775 |
| octolytics-dimension-repository_nwo | cispa/Security-RISC |
| octolytics-dimension-repository_public | true |
| octolytics-dimension-repository_is_fork | false |
| octolytics-dimension-repository_network_root_id | 623148775 |
| octolytics-dimension-repository_network_root_nwo | cispa/Security-RISC |
| turbo-body-classes | logged-out env-production page-responsive |
| disable-turbo | false |
| browser-stats-url | https://api.github.com/_private/browser/stats |
| browser-errors-url | https://api.github.com/_private/browser/errors |
| release | 1d904ac995eb43f93014fbdbcc9ae5878653c932 |
| ui-target | full |
| theme-color | #1e2327 |
| color-scheme | light dark |
Links:
Viewport: width=device-width