Title: Code frequency · SConsul/RISC-Microprocessor-Design · GitHub
Open Graph Title: Code frequency · SConsul/RISC-Microprocessor-Design
X Title: Code frequency · SConsul/RISC-Microprocessor-Design
Description: VHDL implementation of multicycle and pipelined RISC architecture - EE309 Autumn 2018, IIT Bombay - Code frequency · SConsul/RISC-Microprocessor-Design
Open Graph Description: VHDL implementation of multicycle and pipelined RISC architecture - EE309 Autumn 2018, IIT Bombay - Code frequency · SConsul/RISC-Microprocessor-Design
X Description: VHDL implementation of multicycle and pipelined RISC architecture - EE309 Autumn 2018, IIT Bombay - Code frequency · SConsul/RISC-Microprocessor-Design
Opengraph URL: https://github.com/SConsul/RISC-Microprocessor-Design
X: @github
Domain: patch-diff.githubusercontent.com
| route-pattern | /:user_id/:repository/graphs/code-frequency(.:format) |
| route-controller | repos_insights_code_frequency |
| route-action | index |
| fetch-nonce | v2:e8e7d526-fed4-1552-2831-c5bcdfa7834d |
| current-catalog-service-hash | b4d8436665c5448282b6f4eacc6394e6e8801de97cb226acdca9da20ae59be92 |
| request-id | 99BE:10C9A3:98A8F4:C22A8A:6990EFE1 |
| html-safe-nonce | 08b53ed059ddd453f5b97a8c05e9975f09aff1b2bb5f53480b4380e767bde3b9 |
| visitor-payload | eyJyZWZlcnJlciI6IiIsInJlcXVlc3RfaWQiOiI5OUJFOjEwQzlBMzo5OEE4RjQ6QzIyQThBOjY5OTBFRkUxIiwidmlzaXRvcl9pZCI6IjU5MTUzNzE5MjM1NTA4MjY0NjUiLCJyZWdpb25fZWRnZSI6ImlhZCIsInJlZ2lvbl9yZW5kZXIiOiJpYWQifQ== |
| visitor-hmac | baebed756027e6ad8ded093d92d3b4203def3a20151f6b3b73ef949bc56994b5 |
| hovercard-subject-tag | repository:154204546 |
| github-keyboard-shortcuts | repository,copilot |
| google-site-verification | Apib7-x98H0j5cPqHWwSMm6dNU4GmODRoqxLiDzdx9I |
| octolytics-url | https://collector.github.com/github/collect |
| analytics-location | / |
| fb:app_id | 1401488693436528 |
| apple-itunes-app | app-id=1477376905, app-argument=https://github.com/SConsul/RISC-Microprocessor-Design/graphs/code-frequency |
| twitter:image | https://opengraph.githubassets.com/cc3f7fd60ea916209a313ceeaaf34a474f6754d80d09f18d4b389d9418c8b7fe/SConsul/RISC-Microprocessor-Design |
| twitter:card | summary_large_image |
| og:image | https://opengraph.githubassets.com/cc3f7fd60ea916209a313ceeaaf34a474f6754d80d09f18d4b389d9418c8b7fe/SConsul/RISC-Microprocessor-Design |
| og:image:alt | VHDL implementation of multicycle and pipelined RISC architecture - EE309 Autumn 2018, IIT Bombay - Code frequency · SConsul/RISC-Microprocessor-Design |
| og:image:width | 1200 |
| og:image:height | 600 |
| og:site_name | GitHub |
| og:type | object |
| hostname | github.com |
| expected-hostname | github.com |
| None | 42c603b9d642c4a9065a51770f75e5e27132fef0e858607f5c9cb7e422831a7b |
| turbo-cache-control | no-cache |
| go-import | github.com/SConsul/RISC-Microprocessor-Design git https://github.com/SConsul/RISC-Microprocessor-Design.git |
| octolytics-dimension-user_id | 32162912 |
| octolytics-dimension-user_login | SConsul |
| octolytics-dimension-repository_id | 154204546 |
| octolytics-dimension-repository_nwo | SConsul/RISC-Microprocessor-Design |
| octolytics-dimension-repository_public | true |
| octolytics-dimension-repository_is_fork | false |
| octolytics-dimension-repository_network_root_id | 154204546 |
| octolytics-dimension-repository_network_root_nwo | SConsul/RISC-Microprocessor-Design |
| turbo-body-classes | logged-out env-production page-responsive |
| disable-turbo | false |
| browser-stats-url | https://api.github.com/_private/browser/stats |
| browser-errors-url | https://api.github.com/_private/browser/errors |
| release | 848bc6032dcc93a9a7301dcc3f379a72ba13b96e |
| ui-target | full |
| theme-color | #1e2327 |
| color-scheme | light dark |
Links:
Viewport: width=device-width