Title: Actions · SConsul/RISC-Microprocessor-Design · GitHub
Open Graph Title: Actions · SConsul/RISC-Microprocessor-Design
X Title: Actions · SConsul/RISC-Microprocessor-Design
Description: VHDL implementation of multicycle and pipelined RISC architecture - EE309 Autumn 2018, IIT Bombay - Actions · SConsul/RISC-Microprocessor-Design
Open Graph Description: VHDL implementation of multicycle and pipelined RISC architecture - EE309 Autumn 2018, IIT Bombay - Actions · SConsul/RISC-Microprocessor-Design
X Description: VHDL implementation of multicycle and pipelined RISC architecture - EE309 Autumn 2018, IIT Bombay - Actions · SConsul/RISC-Microprocessor-Design
Opengraph URL: https://github.com/SConsul/RISC-Microprocessor-Design
X: @github
Domain: patch-diff.githubusercontent.com
| route-pattern | /:user_id/:repository/actions(.:format) |
| route-controller | actions |
| route-action | index |
| fetch-nonce | v2:eb454214-974a-1308-8bc7-12d23f3976d2 |
| current-catalog-service-hash | 776eabee1ebf8339c7fce07f9b8b2a141015d7c4830e9ddca1dd4d0d1cfa83ca |
| request-id | C334:27724A:15698B:1D39FA:698DD94E |
| html-safe-nonce | 2a0e368bca19680240bdf72f111b7c8cec646d97fbc152965cc9a99959c9f256 |
| visitor-payload | eyJyZWZlcnJlciI6IiIsInJlcXVlc3RfaWQiOiJDMzM0OjI3NzI0QToxNTY5OEI6MUQzOUZBOjY5OEREOTRFIiwidmlzaXRvcl9pZCI6IjYwOTYxODM0NDUzNDc0OTAxMjYiLCJyZWdpb25fZWRnZSI6ImlhZCIsInJlZ2lvbl9yZW5kZXIiOiJpYWQifQ== |
| visitor-hmac | 49e12da709a48fced35bb9dcf946a78483c0b6387bcaa339da33a508592ee801 |
| hovercard-subject-tag | repository:154204546 |
| github-keyboard-shortcuts | repository,actions,copilot |
| google-site-verification | Apib7-x98H0j5cPqHWwSMm6dNU4GmODRoqxLiDzdx9I |
| octolytics-url | https://collector.github.com/github/collect |
| analytics-location | / |
| fb:app_id | 1401488693436528 |
| apple-itunes-app | app-id=1477376905, app-argument=https://github.com/SConsul/RISC-Microprocessor-Design/actions |
| twitter:image | https://opengraph.githubassets.com/cc3f7fd60ea916209a313ceeaaf34a474f6754d80d09f18d4b389d9418c8b7fe/SConsul/RISC-Microprocessor-Design |
| twitter:card | summary_large_image |
| og:image | https://opengraph.githubassets.com/cc3f7fd60ea916209a313ceeaaf34a474f6754d80d09f18d4b389d9418c8b7fe/SConsul/RISC-Microprocessor-Design |
| og:image:alt | VHDL implementation of multicycle and pipelined RISC architecture - EE309 Autumn 2018, IIT Bombay - Actions · SConsul/RISC-Microprocessor-Design |
| og:image:width | 1200 |
| og:image:height | 600 |
| og:site_name | GitHub |
| og:type | object |
| hostname | github.com |
| expected-hostname | github.com |
| None | 51102c619bffd74bf95dcf3796f0e599d197c0206d70e9e8b5c241b1b9707ee3 |
| turbo-cache-control | no-preview |
| go-import | github.com/SConsul/RISC-Microprocessor-Design git https://github.com/SConsul/RISC-Microprocessor-Design.git |
| octolytics-dimension-user_id | 32162912 |
| octolytics-dimension-user_login | SConsul |
| octolytics-dimension-repository_id | 154204546 |
| octolytics-dimension-repository_nwo | SConsul/RISC-Microprocessor-Design |
| octolytics-dimension-repository_public | true |
| octolytics-dimension-repository_is_fork | false |
| octolytics-dimension-repository_network_root_id | 154204546 |
| octolytics-dimension-repository_network_root_nwo | SConsul/RISC-Microprocessor-Design |
| turbo-body-classes | logged-out env-production page-responsive |
| disable-turbo | false |
| browser-stats-url | https://api.github.com/_private/browser/stats |
| browser-errors-url | https://api.github.com/_private/browser/errors |
| release | fcdeb213ace418f8a19d95dd6b93ba3337346169 |
| ui-target | full |
| theme-color | #1e2327 |
| color-scheme | light dark |
Links:
Viewport: width=device-width