Title: GitHub - SConsul/RISC-Microprocessor-Design: VHDL implementation of multicycle and pipelined RISC architecture - EE309 Autumn 2018, IIT Bombay
Open Graph Title: GitHub - SConsul/RISC-Microprocessor-Design: VHDL implementation of multicycle and pipelined RISC architecture - EE309 Autumn 2018, IIT Bombay
X Title: GitHub - SConsul/RISC-Microprocessor-Design: VHDL implementation of multicycle and pipelined RISC architecture - EE309 Autumn 2018, IIT Bombay
Description: VHDL implementation of multicycle and pipelined RISC architecture - EE309 Autumn 2018, IIT Bombay - SConsul/RISC-Microprocessor-Design
Open Graph Description: VHDL implementation of multicycle and pipelined RISC architecture - EE309 Autumn 2018, IIT Bombay - SConsul/RISC-Microprocessor-Design
X Description: VHDL implementation of multicycle and pipelined RISC architecture - EE309 Autumn 2018, IIT Bombay - SConsul/RISC-Microprocessor-Design
Opengraph URL: https://github.com/SConsul/RISC-Microprocessor-Design
X: @github
Domain: patch-diff.githubusercontent.com
| route-pattern | /:user_id/:repository |
| route-controller | files |
| route-action | disambiguate |
| fetch-nonce | v2:f3c8224a-35dc-f0a7-6488-bd8739a449f4 |
| current-catalog-service-hash | f3abb0cc802f3d7b95fc8762b94bdcb13bf39634c40c357301c4aa1d67a256fb |
| request-id | B136:E6FF:206A1A:29C88E:698E8384 |
| html-safe-nonce | d8d36214fe6856eb341f3f4933e37c9a91a610b0635d5395fa18e821289f9ba2 |
| visitor-payload | eyJyZWZlcnJlciI6IiIsInJlcXVlc3RfaWQiOiJCMTM2OkU2RkY6MjA2QTFBOjI5Qzg4RTo2OThFODM4NCIsInZpc2l0b3JfaWQiOiI0MTc4NzAzMjc5MTUxMTk0OTMiLCJyZWdpb25fZWRnZSI6ImlhZCIsInJlZ2lvbl9yZW5kZXIiOiJpYWQifQ== |
| visitor-hmac | 6d70058727c5fefe8b027f38224d164936161b7321620fcae648727d2bc3ae5a |
| hovercard-subject-tag | repository:154204546 |
| github-keyboard-shortcuts | repository,copilot |
| google-site-verification | Apib7-x98H0j5cPqHWwSMm6dNU4GmODRoqxLiDzdx9I |
| octolytics-url | https://collector.github.com/github/collect |
| analytics-location | / |
| fb:app_id | 1401488693436528 |
| apple-itunes-app | app-id=1477376905, app-argument=https://github.com/SConsul/RISC-Microprocessor-Design |
| twitter:image | https://opengraph.githubassets.com/cc3f7fd60ea916209a313ceeaaf34a474f6754d80d09f18d4b389d9418c8b7fe/SConsul/RISC-Microprocessor-Design |
| twitter:card | summary_large_image |
| og:image | https://opengraph.githubassets.com/cc3f7fd60ea916209a313ceeaaf34a474f6754d80d09f18d4b389d9418c8b7fe/SConsul/RISC-Microprocessor-Design |
| og:image:alt | VHDL implementation of multicycle and pipelined RISC architecture - EE309 Autumn 2018, IIT Bombay - SConsul/RISC-Microprocessor-Design |
| og:image:width | 1200 |
| og:image:height | 600 |
| og:site_name | GitHub |
| og:type | object |
| hostname | github.com |
| expected-hostname | github.com |
| None | cb2828a801ee6b7be618f3ac76fbf55def35bbc30f053a9c41bf90210b8b72ba |
| turbo-cache-control | no-preview |
| go-import | github.com/SConsul/RISC-Microprocessor-Design git https://github.com/SConsul/RISC-Microprocessor-Design.git |
| octolytics-dimension-user_id | 32162912 |
| octolytics-dimension-user_login | SConsul |
| octolytics-dimension-repository_id | 154204546 |
| octolytics-dimension-repository_nwo | SConsul/RISC-Microprocessor-Design |
| octolytics-dimension-repository_public | true |
| octolytics-dimension-repository_is_fork | false |
| octolytics-dimension-repository_network_root_id | 154204546 |
| octolytics-dimension-repository_network_root_nwo | SConsul/RISC-Microprocessor-Design |
| turbo-body-classes | logged-out env-production page-responsive |
| disable-turbo | false |
| browser-stats-url | https://api.github.com/_private/browser/stats |
| browser-errors-url | https://api.github.com/_private/browser/errors |
| release | f7a12861f7011eecb14bcc4388a767d829a52dfc |
| ui-target | canary-1 |
| theme-color | #1e2327 |
| color-scheme | light dark |
Links:
Viewport: width=device-width