Title: Pull requests · FISC-Project/FISC-SystemVerilog · GitHub
Open Graph Title: Pull requests · FISC-Project/FISC-SystemVerilog
X Title: Pull requests · FISC-Project/FISC-SystemVerilog
Description: FISC - Flexible Instruction Set Computer - Is the new Instruction Set Architecture inspired by ARMv8 and x86-64 - Pull requests · FISC-Project/FISC-SystemVerilog
Open Graph Description: FISC - Flexible Instruction Set Computer - Is the new Instruction Set Architecture inspired by ARMv8 and x86-64 - Pull requests · FISC-Project/FISC-SystemVerilog
X Description: FISC - Flexible Instruction Set Computer - Is the new Instruction Set Architecture inspired by ARMv8 and x86-64 - Pull requests · FISC-Project/FISC-SystemVerilog
Opengraph URL: https://github.com/FISC-Project/FISC-SystemVerilog
X: @github
Domain: patch-diff.githubusercontent.com
| route-pattern | /:user_id/:repository/pulls(.:format) |
| route-controller | pull_requests |
| route-action | index |
| fetch-nonce | v2:b27749f7-84ec-8c0b-cf9d-150354e1e424 |
| current-catalog-service-hash | ae870bc5e265a340912cde392f23dad3671a0a881730ffdadd82f2f57d81641b |
| request-id | C0A4:37DD1D:736F80:A400A5:69724BF4 |
| html-safe-nonce | 50bbaccf7d793cc28309c84c5e71b8d3e51f97f2f95adf2224213be35dfbc0cc |
| visitor-payload | eyJyZWZlcnJlciI6IiIsInJlcXVlc3RfaWQiOiJDMEE0OjM3REQxRDo3MzZGODA6QTQwMEE1OjY5NzI0QkY0IiwidmlzaXRvcl9pZCI6IjYyNTM3MzQyMDU5NTE0NjIzODgiLCJyZWdpb25fZWRnZSI6ImlhZCIsInJlZ2lvbl9yZW5kZXIiOiJpYWQifQ== |
| visitor-hmac | c7df478e38742e126df648b79cc248273906ac59e8b2855c0ecf82972c207eab |
| hovercard-subject-tag | repository:104644997 |
| github-keyboard-shortcuts | repository,pull-request-list,pull-request-conversation,pull-request-files-changed,copilot |
| google-site-verification | Apib7-x98H0j5cPqHWwSMm6dNU4GmODRoqxLiDzdx9I |
| octolytics-url | https://collector.github.com/github/collect |
| analytics-location-query-strip | true |
| analytics-location | / |
| fb:app_id | 1401488693436528 |
| apple-itunes-app | app-id=1477376905, app-argument=https://github.com/FISC-Project/FISC-SystemVerilog/pulls |
| twitter:image | https://opengraph.githubassets.com/1864de53f5070823c7ad30351908fc92351ade95d957c83cb5c318ee2e9540e3/FISC-Project/FISC-SystemVerilog |
| twitter:card | summary_large_image |
| og:image | https://opengraph.githubassets.com/1864de53f5070823c7ad30351908fc92351ade95d957c83cb5c318ee2e9540e3/FISC-Project/FISC-SystemVerilog |
| og:image:alt | FISC - Flexible Instruction Set Computer - Is the new Instruction Set Architecture inspired by ARMv8 and x86-64 - Pull requests · FISC-Project/FISC-SystemVerilog |
| og:image:width | 1200 |
| og:image:height | 600 |
| og:site_name | GitHub |
| og:type | object |
| hostname | github.com |
| expected-hostname | github.com |
| None | 0bf8f9c572ee803398ae08d37b5c4215b9e90e3afebbe4c722ebdecb8f680830 |
| turbo-cache-control | no-preview |
| go-import | github.com/FISC-Project/FISC-SystemVerilog git https://github.com/FISC-Project/FISC-SystemVerilog.git |
| octolytics-dimension-user_id | 23743549 |
| octolytics-dimension-user_login | FISC-Project |
| octolytics-dimension-repository_id | 104644997 |
| octolytics-dimension-repository_nwo | FISC-Project/FISC-SystemVerilog |
| octolytics-dimension-repository_public | true |
| octolytics-dimension-repository_is_fork | false |
| octolytics-dimension-repository_network_root_id | 104644997 |
| octolytics-dimension-repository_network_root_nwo | FISC-Project/FISC-SystemVerilog |
| turbo-body-classes | logged-out env-production page-responsive |
| disable-turbo | false |
| browser-stats-url | https://api.github.com/_private/browser/stats |
| browser-errors-url | https://api.github.com/_private/browser/errors |
| release | f1a765aea9b6f5dcd4bf980043cb1434723fac64 |
| ui-target | full |
| theme-color | #1e2327 |
| color-scheme | light dark |
Links:
Viewport: width=device-width