Title: Pull requests · tymonx/logic · GitHub
Open Graph Title: Pull requests · tymonx/logic
X Title: Pull requests · tymonx/logic
Description: CMake, SystemVerilog and SystemC utilities for creating, building and testing RTL projects for FPGAs and ASICs. - Pull requests · tymonx/logic
Open Graph Description: CMake, SystemVerilog and SystemC utilities for creating, building and testing RTL projects for FPGAs and ASICs. - Pull requests · tymonx/logic
X Description: CMake, SystemVerilog and SystemC utilities for creating, building and testing RTL projects for FPGAs and ASICs. - Pull requests · tymonx/logic
Opengraph URL: https://github.com/tymonx/logic
X: @github
Domain: github.com
| route-pattern | /:user_id/:repository/pulls(.:format) |
| route-controller | pull_requests |
| route-action | index |
| fetch-nonce | v2:7eea7b9a-f95d-b272-9848-39168c289630 |
| current-catalog-service-hash | ae870bc5e265a340912cde392f23dad3671a0a881730ffdadd82f2f57d81641b |
| request-id | AD9A:2AD724:168FF6D:1F3D48A:6A4BFD4D |
| html-safe-nonce | 930114a756ef95508edf4c9d8e78c878150239a2f822051f422cf8d6366b74db |
| visitor-payload | eyJyZWZlcnJlciI6IiIsInJlcXVlc3RfaWQiOiJBRDlBOjJBRDcyNDoxNjhGRjZEOjFGM0Q0OEE6NkE0QkZENEQiLCJ2aXNpdG9yX2lkIjoiNDQ4MzQ1OTE5MTc2ODA4Nzg4NSIsInJlZ2lvbl9lZGdlIjoiaWFkIiwicmVnaW9uX3JlbmRlciI6ImlhZCJ9 |
| visitor-hmac | 4f4af6c92d071ba04566e0ba13dd1bf12bb33ed72c2cc40dad7c48d3eede6d26 |
| hovercard-subject-tag | repository:108771045 |
| github-keyboard-shortcuts | repository,pull-request-list,pull-request-conversation,pull-request-files-changed,copilot |
| google-site-verification | Apib7-x98H0j5cPqHWwSMm6dNU4GmODRoqxLiDzdx9I |
| octolytics-url | https://collector.github.com/github/collect |
| analytics-location-query-strip | true |
| analytics-location | / |
| fb:app_id | 1401488693436528 |
| apple-itunes-app | app-id=1477376905, app-argument=https://github.com/tymonx/logic/pulls |
| twitter:image | https://opengraph.githubassets.com/f95cd1f6be421de4d2210e56d6882211e5e4b686f40b45d06841d41041b76a5f/tymonx/logic |
| twitter:card | summary_large_image |
| og:image | https://opengraph.githubassets.com/f95cd1f6be421de4d2210e56d6882211e5e4b686f40b45d06841d41041b76a5f/tymonx/logic |
| og:image:alt | CMake, SystemVerilog and SystemC utilities for creating, building and testing RTL projects for FPGAs and ASICs. - Pull requests · tymonx/logic |
| og:image:width | 1200 |
| og:image:height | 600 |
| og:site_name | GitHub |
| og:type | object |
| hostname | github.com |
| expected-hostname | github.com |
| None | 0f5d3ba365b3985d75c32a5957c8635488d58dcf027ae6ae958eee7edaa306a2 |
| turbo-cache-control | no-preview |
| go-import | github.com/tymonx/logic git https://github.com/tymonx/logic.git |
| octolytics-dimension-user_id | 8367378 |
| octolytics-dimension-user_login | tymonx |
| octolytics-dimension-repository_id | 108771045 |
| octolytics-dimension-repository_nwo | tymonx/logic |
| octolytics-dimension-repository_public | true |
| octolytics-dimension-repository_is_fork | false |
| octolytics-dimension-repository_network_root_id | 108771045 |
| octolytics-dimension-repository_network_root_nwo | tymonx/logic |
| turbo-body-classes | logged-out env-production page-responsive |
| disable-turbo | false |
| browser-stats-url | https://api.github.com/_private/browser/stats |
| browser-errors-url | https://api.github.com/_private/browser/errors |
| release | 6c542436f9c7282f518e9ec7bc5a3adff20a13fd |
| ui-target | full |
| theme-color | #1e2327 |
| color-scheme | light dark |
Links:
Viewport: width=device-width