René's URL Explorer Experiment

Title: iverilog · GitHub Topics · GitHub

Open Graph Title: Build software better, together

X Title: GitHub

Description: GitHub is where people build software. More than 150 million people use GitHub to discover, fork, and contribute to over 420 million projects.

Open Graph Description: GitHub is where people build software. More than 150 million people use GitHub to discover, fork, and contribute to over 420 million projects.

X Description: GitHub is where people build software. More than 150 million people use GitHub to discover, fork, and contribute to over 420 million projects.

Opengraph URL: https://github.com

X: github

direct link

Domain: github.com

route-pattern	/topics/:topic_name(.:format)
route-controller	topics
route-action	show
fetch-nonce	v2:ac509c9c-10d7-3f4a-4b1e-f25e7a5c174b
current-catalog-service-hash	78339b992060a6a11548e4f18438b88c3ea1eec1b6705962d1fd145365fa2db1
request-id	DE74:50029:1D440F1:2A1F530:6A4BD73C
html-safe-nonce	f4eb5c8b25a53d733210a14076770b3d5062927f3e3a2d12e57f56f815608012
visitor-payload	eyJyZWZlcnJlciI6IiIsInJlcXVlc3RfaWQiOiJERTc0OjUwMDI5OjFENDQwRjE6MkExRjUzMDo2QTRCRDczQyIsInZpc2l0b3JfaWQiOiI3NTAxNzA1NTU3MzMxMTM4MzY0IiwicmVnaW9uX2VkZ2UiOiJpYWQiLCJyZWdpb25fcmVuZGVyIjoiaWFkIn0=
visitor-hmac	3ba19f5c5ded45b14fd99e27c3b0d8db60b3df599bb4d5869617a2d61a44977b
github-keyboard-shortcuts	copilot
google-site-verification	Apib7-x98H0j5cPqHWwSMm6dNU4GmODRoqxLiDzdx9I
octolytics-url	https://collector.github.com/github/collect
fb:app_id	1401488693436528
apple-itunes-app	app-id=1477376905, app-argument=https://github.com/topics/iverilog
og:site_name	GitHub
og:image	https://github.githubassets.com/assets/github-octocat-13c86b8b336d.png
og:image:type	image/png
og:image:width	1200
og:image:height	620
twitter:site:id	13334762
twitter:creator	github
twitter:creator:id	13334762
twitter:card	summary_large_image
twitter:image	https://github.githubassets.com/assets/github-logo-55c5b9a1fe52.png
twitter:image:width	1200
twitter:image:height	1200
hostname	github.com
expected-hostname	github.com
None	9df996be9551ac02247d09a2f7f64ece66c35ca28885d346e98fdfda9cdaa37b
turbo-cache-control	no-preview
turbo-body-classes	logged-out env-production page-responsive
disable-turbo	false
browser-stats-url	https://api.github.com/_private/browser/stats
browser-errors-url	https://api.github.com/_private/browser/errors
release	7242837c61fe4c8b774b83b9ee05b1881ba589f8
ui-target	full
theme-color	#1e2327
color-scheme	light dark

Links:

Skip to content	https://github.com/topics/iverilog#start-of-content
	https://github.com/
Sign in	https://github.com/login?return_to=https%3A%2F%2Fgithub.com%2Ftopics%2Fiverilog
GitHub CopilotWrite better code with AI	https://github.com/features/copilot
GitHub Copilot appDirect agents from issue to merge	https://github.com/features/ai/github-app
MCP RegistryNewIntegrate external tools	https://github.com/mcp
ActionsAutomate any workflow	https://github.com/features/actions
CodespacesInstant dev environments	https://github.com/features/codespaces
IssuesPlan and track work	https://github.com/features/issues
Code ReviewManage code changes	https://github.com/features/code-review
GitHub Advanced SecurityFind and fix vulnerabilities	https://github.com/security/advanced-security
Code securitySecure your code as you build	https://github.com/security/advanced-security/code-security
Secret protectionStop leaks before they start	https://github.com/security/advanced-security/secret-protection
Why GitHub	https://github.com/why-github
Documentation	https://docs.github.com
Blog	https://github.blog
Changelog	https://github.blog/changelog
Marketplace	https://github.com/marketplace
View all features	https://github.com/features
Enterprises	https://github.com/enterprise
Small and medium teams	https://github.com/team
Startups	https://github.com/enterprise/startups
Nonprofits	https://github.com/solutions/industry/nonprofits
App Modernization	https://github.com/solutions/use-case/app-modernization
DevSecOps	https://github.com/solutions/use-case/devsecops
DevOps	https://github.com/solutions/use-case/devops
CI/CD	https://github.com/solutions/use-case/ci-cd
View all use cases	https://github.com/solutions/use-case
Healthcare	https://github.com/solutions/industry/healthcare
Financial services	https://github.com/solutions/industry/financial-services
Manufacturing	https://github.com/solutions/industry/manufacturing
Government	https://github.com/solutions/industry/government
View all industries	https://github.com/solutions/industry
View all solutions	https://github.com/solutions
AI	https://github.com/resources/articles?topic=ai
Software Development	https://github.com/resources/articles?topic=software-development
DevOps	https://github.com/resources/articles?topic=devops
Security	https://github.com/resources/articles?topic=security
View all topics	https://github.com/resources/articles
Customer stories	https://github.com/customer-stories
Events & webinars	https://github.com/resources/events
Ebooks & reports	https://github.com/resources/whitepapers
Business insights	https://github.com/solutions/executive-insights
GitHub Skills	https://skills.github.com
Documentation	https://docs.github.com
Customer support	https://support.github.com
Community forum	https://github.com/orgs/community/discussions
Trust center	https://github.com/trust-center
Partners	https://github.com/partners
View all resources	https://github.com/resources
GitHub SponsorsFund open source developers	https://github.com/sponsors
Security Lab	https://securitylab.github.com
Maintainer Community	https://maintainers.github.com
Accelerator	https://github.com/accelerator
GitHub Stars	https://stars.github.com
Archive Program	https://archiveprogram.github.com
Topics	https://github.com/topics
Trending	https://github.com/trending
Collections	https://github.com/collections
Enterprise platformAI-powered developer platform	https://github.com/enterprise
GitHub Advanced SecurityEnterprise-grade security features	https://github.com/security/advanced-security
Copilot for BusinessEnterprise-grade AI features	https://github.com/features/copilot/copilot-business
Premium SupportEnterprise-grade 24/7 support	https://github.com/premium-support
Pricing	https://github.com/pricing
Search syntax tips	https://docs.github.com/search-github/github-code-search/understanding-github-code-search-syntax
documentation	https://docs.github.com/search-github/github-code-search/understanding-github-code-search-syntax
Sign in	https://github.com/login?return_to=https%3A%2F%2Fgithub.com%2Ftopics%2Fiverilog
Sign up	https://github.com/signup?ref_cta=Sign+up&ref_loc=header+logged+out&ref_page=%2Ftopics%2Fiverilog&source=header
Reload	https://github.com/topics/iverilog
Reload	https://github.com/topics/iverilog
Reload	https://github.com/topics/iverilog
Explore	https://github.com/explore
Topics	https://github.com/topics
Trending	https://github.com/trending
Collections	https://github.com/collections
Events	https://github.com/events
GitHub Sponsors	https://github.com/sponsors/explore
Star	https://github.com/login?return_to=%2Ftopic.iverilog
All 123	https://github.com/topics/iverilog
Verilog 82	https://github.com/topics/iverilog?l=verilog
Python 7	https://github.com/topics/iverilog?l=python
SystemVerilog 6	https://github.com/topics/iverilog?l=systemverilog
TypeScript 4	https://github.com/topics/iverilog?l=typescript
C++ 3	https://github.com/topics/iverilog?l=c%2B%2B
JavaScript 3	https://github.com/topics/iverilog?l=javascript
Makefile 2	https://github.com/topics/iverilog?l=makefile
VHDL 2	https://github.com/topics/iverilog?l=vhdl
C 1	https://github.com/topics/iverilog?l=c
CoffeeScript 1	https://github.com/topics/iverilog?l=coffeescript
Most stars	https://github.com/topics/iverilog?o=desc&s=stars
Fewest stars	https://github.com/topics/iverilog?o=asc&s=stars
Most forks	https://github.com/topics/iverilog?o=desc&s=forks
Fewest forks	https://github.com/topics/iverilog?o=asc&s=forks
Recently updated	https://github.com/topics/iverilog?o=desc&s=updated
Least recently updated	https://github.com/topics/iverilog?o=asc&s=updated
mshr-h	https://github.com/mshr-h
vscode-verilog-hdl-support	https://github.com/mshr-h/vscode-verilog-hdl-support
Sponsor	https://github.com/sponsors/mshr-h
Star 376	https://github.com/login?return_to=%2Fmshr-h%2Fvscode-verilog-hdl-support
Code	https://github.com/mshr-h/vscode-verilog-hdl-support
Issues	https://github.com/mshr-h/vscode-verilog-hdl-support/issues
Pull requests	https://github.com/mshr-h/vscode-verilog-hdl-support/pulls
Discussions	https://github.com/mshr-h/vscode-verilog-hdl-support/discussions
ctags	https://github.com/topics/ctags
vscode	https://github.com/topics/vscode
verilog	https://github.com/topics/verilog
vivado	https://github.com/topics/vivado
systemverilog	https://github.com/topics/systemverilog
icarus-verilog	https://github.com/topics/icarus-verilog
modelsim	https://github.com/topics/modelsim
hacktoberfest	https://github.com/topics/hacktoberfest
verilog-hdl	https://github.com/topics/verilog-hdl
iverilog	https://github.com/topics/iverilog
bluespec-systemverilog	https://github.com/topics/bluespec-systemverilog
verilator	https://github.com/topics/verilator
language-server-client	https://github.com/topics/language-server-client
systemverilog-support	https://github.com/topics/systemverilog-support
svls	https://github.com/topics/svls
TimRudy	https://github.com/TimRudy
ice-chips-verilog	https://github.com/TimRudy/ice-chips-verilog
Star 157	https://github.com/login?return_to=%2FTimRudy%2Fice-chips-verilog
Code	https://github.com/TimRudy/ice-chips-verilog
Issues	https://github.com/TimRudy/ice-chips-verilog/issues
Pull requests	https://github.com/TimRudy/ice-chips-verilog/pulls
fpga	https://github.com/topics/fpga
open-hardware	https://github.com/topics/open-hardware
eda	https://github.com/topics/eda
digital-logic	https://github.com/topics/digital-logic
icestorm	https://github.com/topics/icestorm
iverilog	https://github.com/topics/iverilog
logic-circuit	https://github.com/topics/logic-circuit
verilog-components	https://github.com/topics/verilog-components
7400	https://github.com/topics/7400
ashishrana160796	https://github.com/ashishrana160796
verilog-starter-tutorials	https://github.com/ashishrana160796/verilog-starter-tutorials
Star 66	https://github.com/login?return_to=%2Fashishrana160796%2Fverilog-starter-tutorials
Code	https://github.com/ashishrana160796/verilog-starter-tutorials
Issues	https://github.com/ashishrana160796/verilog-starter-tutorials/issues
Pull requests	https://github.com/ashishrana160796/verilog-starter-tutorials/pulls
practice	https://github.com/topics/practice
embedded-systems	https://github.com/topics/embedded-systems
verilog	https://github.com/topics/verilog
up-for-grabs	https://github.com/topics/up-for-grabs
circuit	https://github.com/topics/circuit
switches	https://github.com/topics/switches
beginner-friendly	https://github.com/topics/beginner-friendly
logic-gates	https://github.com/topics/logic-gates
hdl	https://github.com/topics/hdl
verilog-hdl	https://github.com/topics/verilog-hdl
iverilog	https://github.com/topics/iverilog
verilog-snippets	https://github.com/topics/verilog-snippets
verilog-programs	https://github.com/topics/verilog-programs
verilog-project	https://github.com/topics/verilog-project
TheSUPERCD	https://github.com/TheSUPERCD
8bit_MicroComputer_Verilog	https://github.com/TheSUPERCD/8bit_MicroComputer_Verilog
Sponsor	https://github.com/sponsors/TheSUPERCD
Star 62	https://github.com/login?return_to=%2FTheSUPERCD%2F8bit_MicroComputer_Verilog
Code	https://github.com/TheSUPERCD/8bit_MicroComputer_Verilog
Issues	https://github.com/TheSUPERCD/8bit_MicroComputer_Verilog/issues
Pull requests	https://github.com/TheSUPERCD/8bit_MicroComputer_Verilog/pulls
verilog	https://github.com/topics/verilog
verilog-hdl	https://github.com/topics/verilog-hdl
8bit	https://github.com/topics/8bit
iverilog	https://github.com/topics/iverilog
verilog-project	https://github.com/topics/verilog-project
ben-eater	https://github.com/topics/ben-eater
verilog-code	https://github.com/topics/verilog-code
ben-eaters-cpu	https://github.com/topics/ben-eaters-cpu
JeffDeCola	https://github.com/JeffDeCola
my-verilog-examples	https://github.com/JeffDeCola/my-verilog-examples
Star 57	https://github.com/login?return_to=%2FJeffDeCola%2Fmy-verilog-examples
Code	https://github.com/JeffDeCola/my-verilog-examples
Issues	https://github.com/JeffDeCola/my-verilog-examples/issues
Pull requests	https://github.com/JeffDeCola/my-verilog-examples/pulls
simulator	https://github.com/topics/simulator
asic	https://github.com/topics/asic
fpga	https://github.com/topics/fpga
hardware	https://github.com/topics/hardware
waveform	https://github.com/topics/waveform
verilog	https://github.com/topics/verilog
xilinx	https://github.com/topics/xilinx
synthesis	https://github.com/topics/synthesis
vivado	https://github.com/topics/vivado
systemverilog	https://github.com/topics/systemverilog
gtkwave	https://github.com/topics/gtkwave
hdl	https://github.com/topics/hdl
iverilog	https://github.com/topics/iverilog
hardware-description-language	https://github.com/topics/hardware-description-language
verilog-simulator	https://github.com/topics/verilog-simulator
asic-design	https://github.com/topics/asic-design
synthesize	https://github.com/topics/synthesize
hardware-architecture	https://github.com/topics/hardware-architecture
sgherbst	https://github.com/sgherbst
svreal	https://github.com/sgherbst/svreal
Star 52	https://github.com/login?return_to=%2Fsgherbst%2Fsvreal
Code	https://github.com/sgherbst/svreal
Issues	https://github.com/sgherbst/svreal/issues
Pull requests	https://github.com/sgherbst/svreal/pulls
simulation	https://github.com/topics/simulation
verilog	https://github.com/topics/verilog
vcs	https://github.com/topics/vcs
synthesis	https://github.com/topics/synthesis
vivado	https://github.com/topics/vivado
systemverilog	https://github.com/topics/systemverilog
fixed-point	https://github.com/topics/fixed-point
floating-point	https://github.com/topics/floating-point
icarus-verilog	https://github.com/topics/icarus-verilog
iverilog	https://github.com/topics/iverilog
icarus	https://github.com/topics/icarus
verilator	https://github.com/topics/verilator
xrun	https://github.com/topics/xrun
synthesizable	https://github.com/topics/synthesizable
xcelium	https://github.com/topics/xcelium
irun	https://github.com/topics/irun
ncsim	https://github.com/topics/ncsim
TimRudy	https://github.com/TimRudy
uart-verilog	https://github.com/TimRudy/uart-verilog
Star 41	https://github.com/login?return_to=%2FTimRudy%2Fuart-verilog
Code	https://github.com/TimRudy/uart-verilog
Issues	https://github.com/TimRudy/uart-verilog/issues
Pull requests	https://github.com/TimRudy/uart-verilog/pulls
fpga	https://github.com/topics/fpga
open-hardware	https://github.com/topics/open-hardware
eda	https://github.com/topics/eda
digital-logic	https://github.com/topics/digital-logic
hardware-designs	https://github.com/topics/hardware-designs
serialport	https://github.com/topics/serialport
icestorm	https://github.com/topics/icestorm
uart-verilog	https://github.com/topics/uart-verilog
iverilog	https://github.com/topics/iverilog
verilog-components	https://github.com/topics/verilog-components
uart-interface	https://github.com/topics/uart-interface
Essenceia	https://github.com/Essenceia
ethernet-physical-layer	https://github.com/Essenceia/ethernet-physical-layer
Star 37	https://github.com/login?return_to=%2FEssenceia%2Fethernet-physical-layer
Code	https://github.com/Essenceia/ethernet-physical-layer
Issues	https://github.com/Essenceia/ethernet-physical-layer/issues
Pull requests	https://github.com/Essenceia/ethernet-physical-layer/pulls
c	https://github.com/topics/c
fpga	https://github.com/topics/fpga
rtl	https://github.com/topics/rtl
verilog	https://github.com/topics/verilog
ethernet	https://github.com/topics/ethernet
iverilog	https://github.com/topics/iverilog
vpi	https://github.com/topics/vpi
pcs	https://github.com/topics/pcs
10gbase-r	https://github.com/topics/10gbase-r
40gbase-r	https://github.com/topics/40gbase-r
maazm007	https://github.com/maazm007
vsdsquadron-mini-internship	https://github.com/maazm007/vsdsquadron-mini-internship
Star 33	https://github.com/login?return_to=%2Fmaazm007%2Fvsdsquadron-mini-internship
Code	https://github.com/maazm007/vsdsquadron-mini-internship
Issues	https://github.com/maazm007/vsdsquadron-mini-internship/issues
Pull requests	https://github.com/maazm007/vsdsquadron-mini-internship/pulls
gcc-complier	https://github.com/topics/gcc-complier
gtkwave	https://github.com/topics/gtkwave
verilog-hdl	https://github.com/topics/verilog-hdl
yosys	https://github.com/topics/yosys
risc-v	https://github.com/topics/risc-v
iverilog	https://github.com/topics/iverilog
objdump	https://github.com/topics/objdump
vlsi-design	https://github.com/topics/vlsi-design
bjwanneng	https://github.com/bjwanneng
veriflow-cc	https://github.com/bjwanneng/veriflow-cc
Star 33	https://github.com/login?return_to=%2Fbjwanneng%2Fveriflow-cc
Code	https://github.com/bjwanneng/veriflow-cc
Issues	https://github.com/bjwanneng/veriflow-cc/issues
Pull requests	https://github.com/bjwanneng/veriflow-cc/pulls
digital	https://github.com/topics/digital
verilog	https://github.com/topics/verilog
hdl	https://github.com/topics/hdl
yosys	https://github.com/topics/yosys
iverilog	https://github.com/topics/iverilog
ai-agents	https://github.com/topics/ai-agents
rtl-design	https://github.com/topics/rtl-design
chip-design	https://github.com/topics/chip-design
llm-agents	https://github.com/topics/llm-agents
eda-automator	https://github.com/topics/eda-automator
degital-design	https://github.com/topics/degital-design
claude-code-skills	https://github.com/topics/claude-code-skills
claude-code-skill	https://github.com/topics/claude-code-skill
yasnakateb	https://github.com/yasnakateb
PipelinedARM	https://github.com/yasnakateb/PipelinedARM
Star 28	https://github.com/login?return_to=%2Fyasnakateb%2FPipelinedARM
Code	https://github.com/yasnakateb/PipelinedARM
Issues	https://github.com/yasnakateb/PipelinedARM/issues
Pull requests	https://github.com/yasnakateb/PipelinedARM/pulls
arm	https://github.com/topics/arm
cpu	https://github.com/topics/cpu
verilog	https://github.com/topics/verilog
icarus-verilog	https://github.com/topics/icarus-verilog
verilog-hdl	https://github.com/topics/verilog-hdl
iverilog	https://github.com/topics/iverilog
arm-processor	https://github.com/topics/arm-processor
arm-pipeline	https://github.com/topics/arm-pipeline
EDAcation	https://github.com/EDAcation
vscode-edacation	https://github.com/EDAcation/vscode-edacation
Star 21	https://github.com/login?return_to=%2FEDAcation%2Fvscode-edacation
Code	https://github.com/EDAcation/vscode-edacation
Issues	https://github.com/EDAcation/vscode-edacation/issues
Pull requests	https://github.com/EDAcation/vscode-edacation/pulls
vscode	https://github.com/topics/vscode
eda	https://github.com/topics/eda
vscode-extension	https://github.com/topics/vscode-extension
icarus-verilog	https://github.com/topics/icarus-verilog
hdl	https://github.com/topics/hdl
yosys	https://github.com/topics/yosys
iverilog	https://github.com/topics/iverilog
nextpnr	https://github.com/topics/nextpnr
openfpgaloader	https://github.com/topics/openfpgaloader
johnnycubides	https://github.com/johnnycubides
digital-electronic-1-101	https://github.com/johnnycubides/digital-electronic-1-101
Star 18	https://github.com/login?return_to=%2Fjohnnycubides%2Fdigital-electronic-1-101
Code	https://github.com/johnnycubides/digital-electronic-1-101
Issues	https://github.com/johnnycubides/digital-electronic-1-101/issues
Pull requests	https://github.com/johnnycubides/digital-electronic-1-101/pulls
fpga	https://github.com/topics/fpga
verilog	https://github.com/topics/verilog
yosys	https://github.com/topics/yosys
iverilog	https://github.com/topics/iverilog
ice40	https://github.com/topics/ice40
cyclone-iv	https://github.com/topics/cyclone-iv
senolgulgonul	https://github.com/senolgulgonul
verisim	https://github.com/senolgulgonul/verisim
Star 17	https://github.com/login?return_to=%2Fsenolgulgonul%2Fverisim
Code	https://github.com/senolgulgonul/verisim
Issues	https://github.com/senolgulgonul/verisim/issues
Pull requests	https://github.com/senolgulgonul/verisim/pulls
simulator	https://github.com/topics/simulator
fpga	https://github.com/topics/fpga
wasm	https://github.com/topics/wasm
verilog	https://github.com/topics/verilog
iverilog	https://github.com/topics/iverilog
patrickleboutillier	https://github.com/patrickleboutillier
jcscpu-hw	https://github.com/patrickleboutillier/jcscpu-hw
Star 15	https://github.com/login?return_to=%2Fpatrickleboutillier%2Fjcscpu-hw
Code	https://github.com/patrickleboutillier/jcscpu-hw
Issues	https://github.com/patrickleboutillier/jcscpu-hw/issues
Pull requests	https://github.com/patrickleboutillier/jcscpu-hw/pulls
fpga	https://github.com/topics/fpga
verilog	https://github.com/topics/verilog
vivado	https://github.com/topics/vivado
iverilog	https://github.com/topics/iverilog
yasnakateb	https://github.com/yasnakateb
NoCRouter	https://github.com/yasnakateb/NoCRouter
Star 15	https://github.com/login?return_to=%2Fyasnakateb%2FNoCRouter
Code	https://github.com/yasnakateb/NoCRouter
Issues	https://github.com/yasnakateb/NoCRouter/issues
Pull requests	https://github.com/yasnakateb/NoCRouter/pulls
router	https://github.com/topics/router
verilog	https://github.com/topics/verilog
icarus-verilog	https://github.com/topics/icarus-verilog
verilog-hdl	https://github.com/topics/verilog-hdl
iverilog	https://github.com/topics/iverilog
z3oya	https://github.com/z3oya
fft_verilog	https://github.com/z3oya/fft_verilog
Star 16	https://github.com/login?return_to=%2Fz3oya%2Ffft_verilog
Code	https://github.com/z3oya/fft_verilog
Issues	https://github.com/z3oya/fft_verilog/issues
Pull requests	https://github.com/z3oya/fft_verilog/pulls
pipeline	https://github.com/topics/pipeline
verilog	https://github.com/topics/verilog
fft	https://github.com/topics/fft
iverilog	https://github.com/topics/iverilog
KiranThomasCherian	https://github.com/KiranThomasCherian
VLSI-and-Computer-Architecture	https://github.com/KiranThomasCherian/VLSI-and-Computer-Architecture
Star 14	https://github.com/login?return_to=%2FKiranThomasCherian%2FVLSI-and-Computer-Architecture
Code	https://github.com/KiranThomasCherian/VLSI-and-Computer-Architecture
Issues	https://github.com/KiranThomasCherian/VLSI-and-Computer-Architecture/issues
Pull requests	https://github.com/KiranThomasCherian/VLSI-and-Computer-Architecture/pulls
pipeline	https://github.com/topics/pipeline
verilog	https://github.com/topics/verilog
xilinx	https://github.com/topics/xilinx
floating-point	https://github.com/topics/floating-point
computer-architecture	https://github.com/topics/computer-architecture
vlsi	https://github.com/topics/vlsi
hardware-modules	https://github.com/topics/hardware-modules
adder	https://github.com/topics/adder
wallace-tree-multiplier	https://github.com/topics/wallace-tree-multiplier
iverilog	https://github.com/topics/iverilog
floating-point-arithmetic	https://github.com/topics/floating-point-arithmetic
pipelined	https://github.com/topics/pipelined
carry-propogate-adders	https://github.com/topics/carry-propogate-adders
kogge-stone-adder	https://github.com/topics/kogge-stone-adder
sklansky-adder	https://github.com/topics/sklansky-adder
magic-tool	https://github.com/topics/magic-tool
gate-layout	https://github.com/topics/gate-layout
cmos-path-enumerator	https://github.com/topics/cmos-path-enumerator
jfcherng-sublime	https://github.com/jfcherng-sublime
SublimeLinter-contrib-iverilog	https://github.com/jfcherng-sublime/SublimeLinter-contrib-iverilog
Star 13	https://github.com/login?return_to=%2Fjfcherng-sublime%2FSublimeLinter-contrib-iverilog
Code	https://github.com/jfcherng-sublime/SublimeLinter-contrib-iverilog
Issues	https://github.com/jfcherng-sublime/SublimeLinter-contrib-iverilog/issues
Pull requests	https://github.com/jfcherng-sublime/SublimeLinter-contrib-iverilog/pulls
sublime-text	https://github.com/topics/sublime-text
sublimelinter	https://github.com/topics/sublimelinter
linter-plugin	https://github.com/topics/linter-plugin
verilog	https://github.com/topics/verilog
iverilog	https://github.com/topics/iverilog
pytec8800	https://github.com/pytec8800
pint_iverilog	https://github.com/pytec8800/pint_iverilog
Star 13	https://github.com/login?return_to=%2Fpytec8800%2Fpint_iverilog
Code	https://github.com/pytec8800/pint_iverilog
Issues	https://github.com/pytec8800/pint_iverilog/issues
Pull requests	https://github.com/pytec8800/pint_iverilog/pulls
simulation	https://github.com/topics/simulation
rtl	https://github.com/topics/rtl
risc-v	https://github.com/topics/risc-v
iverilog	https://github.com/topics/iverilog
Curate this topic	https://github.com/github/explore/tree/master/CONTRIBUTING.md?source=add-description-iverilog
Learn more	https://docs.github.com/en/articles/classifying-your-repository-with-topics
	https://github.com
Terms	https://docs.github.com/site-policy/github-terms/github-terms-of-service
Privacy	https://docs.github.com/site-policy/privacy-policies/github-privacy-statement
Security	https://github.com/security
Status	https://www.githubstatus.com/
Community	https://github.community/
Docs	https://docs.github.com/
Contact	https://support.github.com?tags=dotcom-footer

Viewport: width=device-width

URLs of crawlers that visited me.