René's URL Explorer Experiment


Title: Pull requests · snbk001/Verilog-Design-Examples · GitHub

Open Graph Title: Pull requests · snbk001/Verilog-Design-Examples

X Title: Pull requests · snbk001/Verilog-Design-Examples

Description: Verilog Design Examples with self checking testbenches. Half Adder, Full Adder, Mux, ALU, D Flip Flop, Sequence Detector using Mealy machine and Moore machine, Number of 1s, Binary to Gray Conversion, Up down counter, Clock Divider, PIPO, n bit universal shift register, 4 bit LFSR, Single port RAM, Dual port RAM, Synchronous FIFO, Asynchronous FIFO, 8x8 Sequential Multiplier - Pull requests · snbk001/Verilog-Design-Examples

Open Graph Description: Verilog Design Examples with self checking testbenches. Half Adder, Full Adder, Mux, ALU, D Flip Flop, Sequence Detector using Mealy machine and Moore machine, Number of 1s, Binary to Gray Conversi...

X Description: Verilog Design Examples with self checking testbenches. Half Adder, Full Adder, Mux, ALU, D Flip Flop, Sequence Detector using Mealy machine and Moore machine, Number of 1s, Binary to Gray Conversi...

Opengraph URL: https://github.com/snbk001/Verilog-Design-Examples

X: @github

direct link

Domain: github.com

route-pattern/:user_id/:repository/pulls(.:format)
route-controllerpull_requests
route-actionindex
fetch-noncev2:e575860f-fdb3-cedd-3f79-9fc9258d4f28
current-catalog-service-hashae870bc5e265a340912cde392f23dad3671a0a881730ffdadd82f2f57d81641b
request-idABE8:2D1A45:1597936:1F9DB43:6A4BB254
html-safe-noncec615c92044facc4d861c7b210e6e092207df16ad149f747c87a5ad0e288621b9
visitor-payloadeyJyZWZlcnJlciI6IiIsInJlcXVlc3RfaWQiOiJBQkU4OjJEMUE0NToxNTk3OTM2OjFGOURCNDM6NkE0QkIyNTQiLCJ2aXNpdG9yX2lkIjoiMTgyMzc2NDczMTk1ODg5OTI4NCIsInJlZ2lvbl9lZGdlIjoiaWFkIiwicmVnaW9uX3JlbmRlciI6ImlhZCJ9
visitor-hmac7803b93bf01268011fcf6c66829a3dba17b1af73d2c717cc47d5c3cf50f00910
hovercard-subject-tagrepository:447973979
github-keyboard-shortcutsrepository,pull-request-list,pull-request-conversation,pull-request-files-changed,copilot
google-site-verificationApib7-x98H0j5cPqHWwSMm6dNU4GmODRoqxLiDzdx9I
octolytics-urlhttps://collector.github.com/github/collect
analytics-location-query-striptrue
analytics-location///pull_requests/index
fb:app_id1401488693436528
apple-itunes-appapp-id=1477376905, app-argument=https://github.com/snbk001/Verilog-Design-Examples/pulls
twitter:imagehttps://opengraph.githubassets.com/2e40cb5bb6c78cb8c738440312f9fdfb50aebc2953f47005ab8f2c68f355f481/snbk001/Verilog-Design-Examples
twitter:cardsummary_large_image
og:imagehttps://opengraph.githubassets.com/2e40cb5bb6c78cb8c738440312f9fdfb50aebc2953f47005ab8f2c68f355f481/snbk001/Verilog-Design-Examples
og:image:altVerilog Design Examples with self checking testbenches. Half Adder, Full Adder, Mux, ALU, D Flip Flop, Sequence Detector using Mealy machine and Moore machine, Number of 1s, Binary to Gray Conversi...
og:image:width1200
og:image:height600
og:site_nameGitHub
og:typeobject
hostnamegithub.com
expected-hostnamegithub.com
Noneae1c14875555a1dd92bdef45baa6dd9aa796df891e4e471989f7117fe3139fc1
turbo-cache-controlno-preview
go-importgithub.com/snbk001/Verilog-Design-Examples git https://github.com/snbk001/Verilog-Design-Examples.git
octolytics-dimension-user_id54323691
octolytics-dimension-user_loginsnbk001
octolytics-dimension-repository_id447973979
octolytics-dimension-repository_nwosnbk001/Verilog-Design-Examples
octolytics-dimension-repository_publictrue
octolytics-dimension-repository_is_forkfalse
octolytics-dimension-repository_network_root_id447973979
octolytics-dimension-repository_network_root_nwosnbk001/Verilog-Design-Examples
turbo-body-classeslogged-out env-production page-responsive
disable-turbofalse
browser-stats-urlhttps://api.github.com/_private/browser/stats
browser-errors-urlhttps://api.github.com/_private/browser/errors
release68fba4ebcf15cde644b66de9a06e0a8582279435
ui-targetfull
theme-color#1e2327
color-schemelight dark

Links:

Skip to contenthttps://github.com/snbk001/Verilog-Design-Examples/pulls#start-of-content
https://github.com/
Sign in https://github.com/login?return_to=https%3A%2F%2Fgithub.com%2Fsnbk001%2FVerilog-Design-Examples%2Fpulls
GitHub CopilotWrite better code with AIhttps://github.com/features/copilot
GitHub Copilot appDirect agents from issue to mergehttps://github.com/features/ai/github-app
MCP RegistryNewIntegrate external toolshttps://github.com/mcp
ActionsAutomate any workflowhttps://github.com/features/actions
CodespacesInstant dev environmentshttps://github.com/features/codespaces
IssuesPlan and track workhttps://github.com/features/issues
Code ReviewManage code changeshttps://github.com/features/code-review
GitHub Advanced SecurityFind and fix vulnerabilitieshttps://github.com/security/advanced-security
Code securitySecure your code as you buildhttps://github.com/security/advanced-security/code-security
Secret protectionStop leaks before they starthttps://github.com/security/advanced-security/secret-protection
Why GitHubhttps://github.com/why-github
Documentationhttps://docs.github.com
Bloghttps://github.blog
Changeloghttps://github.blog/changelog
Marketplacehttps://github.com/marketplace
View all featureshttps://github.com/features
Enterpriseshttps://github.com/enterprise
Small and medium teamshttps://github.com/team
Startupshttps://github.com/enterprise/startups
Nonprofitshttps://github.com/solutions/industry/nonprofits
App Modernizationhttps://github.com/solutions/use-case/app-modernization
DevSecOpshttps://github.com/solutions/use-case/devsecops
DevOpshttps://github.com/solutions/use-case/devops
CI/CDhttps://github.com/solutions/use-case/ci-cd
View all use caseshttps://github.com/solutions/use-case
Healthcarehttps://github.com/solutions/industry/healthcare
Financial serviceshttps://github.com/solutions/industry/financial-services
Manufacturinghttps://github.com/solutions/industry/manufacturing
Governmenthttps://github.com/solutions/industry/government
View all industrieshttps://github.com/solutions/industry
View all solutionshttps://github.com/solutions
AIhttps://github.com/resources/articles?topic=ai
Software Developmenthttps://github.com/resources/articles?topic=software-development
DevOpshttps://github.com/resources/articles?topic=devops
Securityhttps://github.com/resources/articles?topic=security
View all topicshttps://github.com/resources/articles
Customer storieshttps://github.com/customer-stories
Events & webinarshttps://github.com/resources/events
Ebooks & reportshttps://github.com/resources/whitepapers
Business insightshttps://github.com/solutions/executive-insights
GitHub Skillshttps://skills.github.com
Documentationhttps://docs.github.com
Customer supporthttps://support.github.com
Community forumhttps://github.com/orgs/community/discussions
Trust centerhttps://github.com/trust-center
Partnershttps://github.com/partners
View all resourceshttps://github.com/resources
GitHub SponsorsFund open source developershttps://github.com/sponsors
Security Labhttps://securitylab.github.com
Maintainer Communityhttps://maintainers.github.com
Acceleratorhttps://github.com/accelerator
GitHub Starshttps://stars.github.com
Archive Programhttps://archiveprogram.github.com
Topicshttps://github.com/topics
Trendinghttps://github.com/trending
Collectionshttps://github.com/collections
Enterprise platformAI-powered developer platformhttps://github.com/enterprise
GitHub Advanced SecurityEnterprise-grade security featureshttps://github.com/security/advanced-security
Copilot for BusinessEnterprise-grade AI featureshttps://github.com/features/copilot/copilot-business
Premium SupportEnterprise-grade 24/7 supporthttps://github.com/premium-support
Pricinghttps://github.com/pricing
Search syntax tipshttps://docs.github.com/search-github/github-code-search/understanding-github-code-search-syntax
documentationhttps://docs.github.com/search-github/github-code-search/understanding-github-code-search-syntax
Sign in https://github.com/login?return_to=https%3A%2F%2Fgithub.com%2Fsnbk001%2FVerilog-Design-Examples%2Fpulls
Sign up https://github.com/signup?ref_cta=Sign+up&ref_loc=header+logged+out&ref_page=%2F%3Cuser-name%3E%2F%3Crepo-name%3E%2Fpull_requests%2Findex&source=header-repo&source_repo=snbk001%2FVerilog-Design-Examples
Reloadhttps://github.com/snbk001/Verilog-Design-Examples/pulls
Reloadhttps://github.com/snbk001/Verilog-Design-Examples/pulls
Reloadhttps://github.com/snbk001/Verilog-Design-Examples/pulls
snbk001 https://github.com/snbk001
Verilog-Design-Exampleshttps://github.com/snbk001/Verilog-Design-Examples
Notifications https://github.com/login?return_to=%2Fsnbk001%2FVerilog-Design-Examples
Fork 32 https://github.com/login?return_to=%2Fsnbk001%2FVerilog-Design-Examples
Star 207 https://github.com/login?return_to=%2Fsnbk001%2FVerilog-Design-Examples
Code https://github.com/snbk001/Verilog-Design-Examples
Issues 1 https://github.com/snbk001/Verilog-Design-Examples/issues
Pull requests 0 https://github.com/snbk001/Verilog-Design-Examples/pulls
Actions https://github.com/snbk001/Verilog-Design-Examples/actions
Projects https://github.com/snbk001/Verilog-Design-Examples/projects
Security and quality 0 https://github.com/snbk001/Verilog-Design-Examples/security
Insights https://github.com/snbk001/Verilog-Design-Examples/pulse
Code https://github.com/snbk001/Verilog-Design-Examples
Issues https://github.com/snbk001/Verilog-Design-Examples/issues
Pull requests https://github.com/snbk001/Verilog-Design-Examples/pulls
Actions https://github.com/snbk001/Verilog-Design-Examples/actions
Projects https://github.com/snbk001/Verilog-Design-Examples/projects
Security and quality https://github.com/snbk001/Verilog-Design-Examples/security
Insights https://github.com/snbk001/Verilog-Design-Examples/pulse
Labels 9 https://github.com/snbk001/Verilog-Design-Examples/labels
Milestones 0 https://github.com/snbk001/Verilog-Design-Examples/milestones
Labels 9 https://github.com/snbk001/Verilog-Design-Examples/labels
Milestones 0 https://github.com/snbk001/Verilog-Design-Examples/milestones
New pull request New https://github.com/snbk001/Verilog-Design-Examples/compare
0 Open https://github.com/snbk001/Verilog-Design-Examples/pulls?q=is%3Aopen+is%3Apr
1 Closed https://github.com/snbk001/Verilog-Design-Examples/pulls?q=is%3Apr+is%3Aclosed
0 Open https://github.com/snbk001/Verilog-Design-Examples/pulls?q=is%3Aopen+is%3Apr
1 Closed https://github.com/snbk001/Verilog-Design-Examples/pulls?q=is%3Apr+is%3Aclosed
Please reload this pagehttps://github.com/snbk001/Verilog-Design-Examples/pulls
Please reload this pagehttps://github.com/snbk001/Verilog-Design-Examples/pulls
Please reload this pagehttps://github.com/snbk001/Verilog-Design-Examples/pulls
Please reload this pagehttps://github.com/snbk001/Verilog-Design-Examples/pulls
No reviews https://github.com/snbk001/Verilog-Design-Examples/pulls?q=is%3Apr+is%3Aopen+review%3Anone
Review required https://github.com/snbk001/Verilog-Design-Examples/pulls?q=is%3Apr+is%3Aopen+review%3Arequired
Approved review https://github.com/snbk001/Verilog-Design-Examples/pulls?q=is%3Apr+is%3Aopen+review%3Aapproved
Changes requested https://github.com/snbk001/Verilog-Design-Examples/pulls?q=is%3Apr+is%3Aopen+review%3Achanges-requested
Assigned to nobody https://github.com/snbk001/Verilog-Design-Examples/pulls?q=is%3Apr+is%3Aopen+no%3Aassignee
Please reload this pagehttps://github.com/snbk001/Verilog-Design-Examples/pulls
Newest https://github.com/snbk001/Verilog-Design-Examples/pulls?q=is%3Aopen+is%3Apr
Oldest https://github.com/snbk001/Verilog-Design-Examples/pulls?q=is%3Apr+is%3Aopen+sort%3Acreated-asc
Most commented https://github.com/snbk001/Verilog-Design-Examples/pulls?q=is%3Apr+is%3Aopen+sort%3Acomments-desc
Least commented https://github.com/snbk001/Verilog-Design-Examples/pulls?q=is%3Apr+is%3Aopen+sort%3Acomments-asc
Recently updated https://github.com/snbk001/Verilog-Design-Examples/pulls?q=is%3Apr+is%3Aopen+sort%3Aupdated-desc
Least recently updated https://github.com/snbk001/Verilog-Design-Examples/pulls?q=is%3Apr+is%3Aopen+sort%3Aupdated-asc
Best match https://github.com/snbk001/Verilog-Design-Examples/pulls?q=is%3Apr+is%3Aopen+sort%3Arelevance-desc
👍 https://github.com/snbk001/Verilog-Design-Examples/pulls?q=is%3Apr+is%3Aopen+sort%3Areactions-%2B1-desc
👎 https://github.com/snbk001/Verilog-Design-Examples/pulls?q=is%3Apr+is%3Aopen+sort%3Areactions--1-desc
😄 https://github.com/snbk001/Verilog-Design-Examples/pulls?q=is%3Apr+is%3Aopen+sort%3Areactions-smile-desc
🎉 https://github.com/snbk001/Verilog-Design-Examples/pulls?q=is%3Apr+is%3Aopen+sort%3Areactions-tada-desc
😕 https://github.com/snbk001/Verilog-Design-Examples/pulls?q=is%3Apr+is%3Aopen+sort%3Areactions-thinking_face-desc
❤️ https://github.com/snbk001/Verilog-Design-Examples/pulls?q=is%3Apr+is%3Aopen+sort%3Areactions-heart-desc
🚀 https://github.com/snbk001/Verilog-Design-Examples/pulls?q=is%3Apr+is%3Aopen+sort%3Areactions-rocket-desc
👀 https://github.com/snbk001/Verilog-Design-Examples/pulls?q=is%3Apr+is%3Aopen+sort%3Areactions-eyes-desc
all of GitHubhttps://github.com/search
advanced searchhttps://github.com/search/advanced
https://github.com
Termshttps://docs.github.com/site-policy/github-terms/github-terms-of-service
Privacyhttps://docs.github.com/site-policy/privacy-policies/github-privacy-statement
Securityhttps://github.com/security
Statushttps://www.githubstatus.com/
Communityhttps://github.community/
Docshttps://docs.github.com/
Contacthttps://support.github.com?tags=dotcom-footer

Viewport: width=device-width

URLs of crawlers that visited me.