Title: Actions · snbk001/Verilog-Design-Examples · GitHub
Open Graph Title: Actions · snbk001/Verilog-Design-Examples
X Title: Actions · snbk001/Verilog-Design-Examples
Description: Verilog Design Examples with self checking testbenches. Half Adder, Full Adder, Mux, ALU, D Flip Flop, Sequence Detector using Mealy machine and Moore machine, Number of 1s, Binary to Gray Conversion, Up down counter, Clock Divider, PIPO, n bit universal shift register, 4 bit LFSR, Single port RAM, Dual port RAM, Synchronous FIFO, Asynchronous FIFO, 8x8 Sequential Multiplier - Actions · snbk001/Verilog-Design-Examples
Open Graph Description: Verilog Design Examples with self checking testbenches. Half Adder, Full Adder, Mux, ALU, D Flip Flop, Sequence Detector using Mealy machine and Moore machine, Number of 1s, Binary to Gray Conversi...
X Description: Verilog Design Examples with self checking testbenches. Half Adder, Full Adder, Mux, ALU, D Flip Flop, Sequence Detector using Mealy machine and Moore machine, Number of 1s, Binary to Gray Conversi...
Opengraph URL: https://github.com/snbk001/Verilog-Design-Examples
X: @github
Domain: github.com
| route-pattern | /:user_id/:repository/actions(.:format) |
| route-controller | actions |
| route-action | index |
| fetch-nonce | v2:e807317a-86d3-ec81-7e2e-e33e6d586829 |
| current-catalog-service-hash | 776eabee1ebf8339c7fce07f9b8b2a141015d7c4830e9ddca1dd4d0d1cfa83ca |
| request-id | E2DA:1C781E:5E18E2:83E5D8:6A4BCD4A |
| html-safe-nonce | be36c54c0884de4bd49e19b96085e317d55e9ab3895c85093c16f02af68fdc73 |
| visitor-payload | eyJyZWZlcnJlciI6IiIsInJlcXVlc3RfaWQiOiJFMkRBOjFDNzgxRTo1RTE4RTI6ODNFNUQ4OjZBNEJDRDRBIiwidmlzaXRvcl9pZCI6IjQ2NTU0MzY1NzE0Mjc0NTgzNzgiLCJyZWdpb25fZWRnZSI6ImlhZCIsInJlZ2lvbl9yZW5kZXIiOiJpYWQifQ== |
| visitor-hmac | 19387fed15854ce5306688b9a06d698d0c057973bed42f80b358657cfb214485 |
| hovercard-subject-tag | repository:447973979 |
| github-keyboard-shortcuts | repository,actions,copilot |
| google-site-verification | Apib7-x98H0j5cPqHWwSMm6dNU4GmODRoqxLiDzdx9I |
| octolytics-url | https://collector.github.com/github/collect |
| analytics-location | / |
| fb:app_id | 1401488693436528 |
| apple-itunes-app | app-id=1477376905, app-argument=https://github.com/snbk001/Verilog-Design-Examples/actions |
| twitter:image | https://opengraph.githubassets.com/2e40cb5bb6c78cb8c738440312f9fdfb50aebc2953f47005ab8f2c68f355f481/snbk001/Verilog-Design-Examples |
| twitter:card | summary_large_image |
| og:image | https://opengraph.githubassets.com/2e40cb5bb6c78cb8c738440312f9fdfb50aebc2953f47005ab8f2c68f355f481/snbk001/Verilog-Design-Examples |
| og:image:alt | Verilog Design Examples with self checking testbenches. Half Adder, Full Adder, Mux, ALU, D Flip Flop, Sequence Detector using Mealy machine and Moore machine, Number of 1s, Binary to Gray Conversi... |
| og:image:width | 1200 |
| og:image:height | 600 |
| og:site_name | GitHub |
| og:type | object |
| hostname | github.com |
| expected-hostname | github.com |
| None | 14aa00ce5bdb34d0eefb5facbffd7de9e144c688d8a93ef8df902d5f94b51dd7 |
| turbo-cache-control | no-preview |
| go-import | github.com/snbk001/Verilog-Design-Examples git https://github.com/snbk001/Verilog-Design-Examples.git |
| octolytics-dimension-user_id | 54323691 |
| octolytics-dimension-user_login | snbk001 |
| octolytics-dimension-repository_id | 447973979 |
| octolytics-dimension-repository_nwo | snbk001/Verilog-Design-Examples |
| octolytics-dimension-repository_public | true |
| octolytics-dimension-repository_is_fork | false |
| octolytics-dimension-repository_network_root_id | 447973979 |
| octolytics-dimension-repository_network_root_nwo | snbk001/Verilog-Design-Examples |
| turbo-body-classes | logged-out env-production page-responsive |
| disable-turbo | false |
| browser-stats-url | https://api.github.com/_private/browser/stats |
| browser-errors-url | https://api.github.com/_private/browser/errors |
| release | 58b8f89190447502561829f30862aa0a99d53367 |
| ui-target | full |
| theme-color | #1e2327 |
| color-scheme | light dark |
Links:
Viewport: width=device-width