René's URL Explorer Experiment

Title: GitHub - snbk001/Verilog-Design-Examples: Verilog Design Examples with self checking testbenches. Half Adder, Full Adder, Mux, ALU, D Flip Flop, Sequence Detector using Mealy machine and Moore machine, Number of 1s, Binary to Gray Conversion, Up down counter, Clock Divider, PIPO, n bit universal shift register, 4 bit LFSR, Single port RAM, Dual port RAM, Synchronous FIFO, Asynchronous FIFO, 8x8 Sequential Multiplier · GitHub

Open Graph Title: GitHub - snbk001/Verilog-Design-Examples: Verilog Design Examples with self checking testbenches. Half Adder, Full Adder, Mux, ALU, D Flip Flop, Sequence Detector using Mealy machine and Moore machine, Number of 1s, Binary to Gray Conversion, Up down counter, Clock Divider, PIPO, n bit universal shift register, 4 bit LFSR, Single port RAM, Dual port RAM, Synchronous FIFO, Asynchronous FIFO, 8x8 Sequential Multiplier

X Title: GitHub - snbk001/Verilog-Design-Examples: Verilog Design Examples with self checking testbenches. Half Adder, Full Adder, Mux, ALU, D Flip Flop, Sequence Detector using Mealy machine and Moore machine, Number of 1s, Binary to Gray Conversion, Up down counter, Clock Divider, PIPO, n bit universal shift register, 4 bit LFSR, Single port RAM, Dual port RAM, Synchronous FIFO, Asynchronous FIFO, 8x8 Sequential Multiplier

Description: Verilog Design Examples with self checking testbenches. Half Adder, Full Adder, Mux, ALU, D Flip Flop, Sequence Detector using Mealy machine and Moore machine, Number of 1s, Binary to Gray Conversion, Up down counter, Clock Divider, PIPO, n bit universal shift register, 4 bit LFSR, Single port RAM, Dual port RAM, Synchronous FIFO, Asynchronous FIFO, 8x8 Sequential Multiplier - snbk001/Verilog-Design-Examples

Open Graph Description: Verilog Design Examples with self checking testbenches. Half Adder, Full Adder, Mux, ALU, D Flip Flop, Sequence Detector using Mealy machine and Moore machine, Number of 1s, Binary to Gray Conversi...

X Description: Verilog Design Examples with self checking testbenches. Half Adder, Full Adder, Mux, ALU, D Flip Flop, Sequence Detector using Mealy machine and Moore machine, Number of 1s, Binary to Gray Conversi...

Opengraph URL: https://github.com/snbk001/Verilog-Design-Examples

X: @github

direct link

Domain: github.com

route-pattern	/:user_id/:repository
route-controller	files
route-action	disambiguate
fetch-nonce	v2:e9062fd9-eab1-f789-fd53-50d846901456
current-catalog-service-hash	f3abb0cc802f3d7b95fc8762b94bdcb13bf39634c40c357301c4aa1d67a256fb
request-id	9A62:19E2D7:5D8B011:812C75D:6A4BB1F9
html-safe-nonce	9dce23c2f75856435beb00fa972400c021e44ef371d0932620df601daa8daac7
visitor-payload	eyJyZWZlcnJlciI6IiIsInJlcXVlc3RfaWQiOiI5QTYyOjE5RTJENzo1RDhCMDExOjgxMkM3NUQ6NkE0QkIxRjkiLCJ2aXNpdG9yX2lkIjoiOTA3NDcyMjgwMzkxMTczMzc1MyIsInJlZ2lvbl9lZGdlIjoiaWFkIiwicmVnaW9uX3JlbmRlciI6ImlhZCJ9
visitor-hmac	32b4f6e99bfebfe65f166a6806f5c8cee76bc5f0907f7d144f13166f438cc79c
hovercard-subject-tag	repository:447973979
github-keyboard-shortcuts	repository,copilot
google-site-verification	Apib7-x98H0j5cPqHWwSMm6dNU4GmODRoqxLiDzdx9I
octolytics-url	https://collector.github.com/github/collect
analytics-location	//
fb:app_id	1401488693436528
apple-itunes-app	app-id=1477376905, app-argument=https://github.com/snbk001/Verilog-Design-Examples
twitter:image	https://opengraph.githubassets.com/2e40cb5bb6c78cb8c738440312f9fdfb50aebc2953f47005ab8f2c68f355f481/snbk001/Verilog-Design-Examples
twitter:card	summary_large_image
og:image	https://opengraph.githubassets.com/2e40cb5bb6c78cb8c738440312f9fdfb50aebc2953f47005ab8f2c68f355f481/snbk001/Verilog-Design-Examples
og:image:alt	Verilog Design Examples with self checking testbenches. Half Adder, Full Adder, Mux, ALU, D Flip Flop, Sequence Detector using Mealy machine and Moore machine, Number of 1s, Binary to Gray Conversi...
og:image:width	1200
og:image:height	600
og:site_name	GitHub
og:type	object
hostname	github.com
expected-hostname	github.com
None	3ede370c1d797b0693475db9bb4298020548dcae9c98a2f071d54aaf1b4e9faa
turbo-cache-control	no-cache
go-import	github.com/snbk001/Verilog-Design-Examples git https://github.com/snbk001/Verilog-Design-Examples.git
octolytics-dimension-user_id	54323691
octolytics-dimension-user_login	snbk001
octolytics-dimension-repository_id	447973979
octolytics-dimension-repository_nwo	snbk001/Verilog-Design-Examples
octolytics-dimension-repository_public	true
octolytics-dimension-repository_is_fork	false
octolytics-dimension-repository_network_root_id	447973979
octolytics-dimension-repository_network_root_nwo	snbk001/Verilog-Design-Examples
turbo-body-classes	logged-out env-production page-responsive
disable-turbo	false
browser-stats-url	https://api.github.com/_private/browser/stats
browser-errors-url	https://api.github.com/_private/browser/errors
release	af627ba2b0ed5351c6d1b8e04fdbe893325c237f
ui-target	full
theme-color	#1e2327
color-scheme	light dark

Links:

Skip to content	https://github.com/snbk001/Verilog-Design-Examples#start-of-content
	https://github.com/
Sign in	https://github.com/login?return_to=https%3A%2F%2Fgithub.com%2Fsnbk001%2FVerilog-Design-Examples
GitHub CopilotWrite better code with AI	https://github.com/features/copilot
GitHub Copilot appDirect agents from issue to merge	https://github.com/features/ai/github-app
MCP RegistryNewIntegrate external tools	https://github.com/mcp
ActionsAutomate any workflow	https://github.com/features/actions
CodespacesInstant dev environments	https://github.com/features/codespaces
IssuesPlan and track work	https://github.com/features/issues
Code ReviewManage code changes	https://github.com/features/code-review
GitHub Advanced SecurityFind and fix vulnerabilities	https://github.com/security/advanced-security
Code securitySecure your code as you build	https://github.com/security/advanced-security/code-security
Secret protectionStop leaks before they start	https://github.com/security/advanced-security/secret-protection
Why GitHub	https://github.com/why-github
Documentation	https://docs.github.com
Blog	https://github.blog
Changelog	https://github.blog/changelog
Marketplace	https://github.com/marketplace
View all features	https://github.com/features
Enterprises	https://github.com/enterprise
Small and medium teams	https://github.com/team
Startups	https://github.com/enterprise/startups
Nonprofits	https://github.com/solutions/industry/nonprofits
App Modernization	https://github.com/solutions/use-case/app-modernization
DevSecOps	https://github.com/solutions/use-case/devsecops
DevOps	https://github.com/solutions/use-case/devops
CI/CD	https://github.com/solutions/use-case/ci-cd
View all use cases	https://github.com/solutions/use-case
Healthcare	https://github.com/solutions/industry/healthcare
Financial services	https://github.com/solutions/industry/financial-services
Manufacturing	https://github.com/solutions/industry/manufacturing
Government	https://github.com/solutions/industry/government
View all industries	https://github.com/solutions/industry
View all solutions	https://github.com/solutions
AI	https://github.com/resources/articles?topic=ai
Software Development	https://github.com/resources/articles?topic=software-development
DevOps	https://github.com/resources/articles?topic=devops
Security	https://github.com/resources/articles?topic=security
View all topics	https://github.com/resources/articles
Customer stories	https://github.com/customer-stories
Events & webinars	https://github.com/resources/events
Ebooks & reports	https://github.com/resources/whitepapers
Business insights	https://github.com/solutions/executive-insights
GitHub Skills	https://skills.github.com
Documentation	https://docs.github.com
Customer support	https://support.github.com
Community forum	https://github.com/orgs/community/discussions
Trust center	https://github.com/trust-center
Partners	https://github.com/partners
View all resources	https://github.com/resources
GitHub SponsorsFund open source developers	https://github.com/sponsors
Security Lab	https://securitylab.github.com
Maintainer Community	https://maintainers.github.com
Accelerator	https://github.com/accelerator
GitHub Stars	https://stars.github.com
Archive Program	https://archiveprogram.github.com
Topics	https://github.com/topics
Trending	https://github.com/trending
Collections	https://github.com/collections
Enterprise platformAI-powered developer platform	https://github.com/enterprise
GitHub Advanced SecurityEnterprise-grade security features	https://github.com/security/advanced-security
Copilot for BusinessEnterprise-grade AI features	https://github.com/features/copilot/copilot-business
Premium SupportEnterprise-grade 24/7 support	https://github.com/premium-support
Pricing	https://github.com/pricing
Search syntax tips	https://docs.github.com/search-github/github-code-search/understanding-github-code-search-syntax
documentation	https://docs.github.com/search-github/github-code-search/understanding-github-code-search-syntax
Sign in	https://github.com/login?return_to=https%3A%2F%2Fgithub.com%2Fsnbk001%2FVerilog-Design-Examples
Sign up	https://github.com/signup?ref_cta=Sign+up&ref_loc=header+logged+out&ref_page=%2F%3Cuser-name%3E%2F%3Crepo-name%3E&source=header-repo&source_repo=snbk001%2FVerilog-Design-Examples
Reload	https://github.com/snbk001/Verilog-Design-Examples
Reload	https://github.com/snbk001/Verilog-Design-Examples
Reload	https://github.com/snbk001/Verilog-Design-Examples
snbk001	https://github.com/snbk001
Verilog-Design-Examples	https://github.com/snbk001/Verilog-Design-Examples
Notifications	https://github.com/login?return_to=%2Fsnbk001%2FVerilog-Design-Examples
Fork 32	https://github.com/login?return_to=%2Fsnbk001%2FVerilog-Design-Examples
Star 207	https://github.com/login?return_to=%2Fsnbk001%2FVerilog-Design-Examples
Code	https://github.com/snbk001/Verilog-Design-Examples
Issues 1	https://github.com/snbk001/Verilog-Design-Examples/issues
Pull requests 0	https://github.com/snbk001/Verilog-Design-Examples/pulls
Actions	https://github.com/snbk001/Verilog-Design-Examples/actions
Projects	https://github.com/snbk001/Verilog-Design-Examples/projects
Security and quality 0	https://github.com/snbk001/Verilog-Design-Examples/security
Insights	https://github.com/snbk001/Verilog-Design-Examples/pulse
Code	https://github.com/snbk001/Verilog-Design-Examples
Issues	https://github.com/snbk001/Verilog-Design-Examples/issues
Pull requests	https://github.com/snbk001/Verilog-Design-Examples/pulls
Actions	https://github.com/snbk001/Verilog-Design-Examples/actions
Projects	https://github.com/snbk001/Verilog-Design-Examples/projects
Security and quality	https://github.com/snbk001/Verilog-Design-Examples/security
Insights	https://github.com/snbk001/Verilog-Design-Examples/pulse
	https://github.com/snbk001/Verilog-Design-Examples
Branches	https://github.com/snbk001/Verilog-Design-Examples/branches
Tags	https://github.com/snbk001/Verilog-Design-Examples/tags
	https://github.com/snbk001/Verilog-Design-Examples/branches
	https://github.com/snbk001/Verilog-Design-Examples/tags
102 Commits	https://github.com/snbk001/Verilog-Design-Examples/commits/main/
	https://github.com/snbk001/Verilog-Design-Examples/commits/main/
1 bit Full Adder using HA	https://github.com/snbk001/Verilog-Design-Examples/tree/main/1%20bit%20Full%20Adder%20using%20HA
1 bit Full Adder using HA	https://github.com/snbk001/Verilog-Design-Examples/tree/main/1%20bit%20Full%20Adder%20using%20HA
3 bit up_down counter	https://github.com/snbk001/Verilog-Design-Examples/tree/main/3%20bit%20up_down%20counter
3 bit up_down counter	https://github.com/snbk001/Verilog-Design-Examples/tree/main/3%20bit%20up_down%20counter
4 bit FA using HA	https://github.com/snbk001/Verilog-Design-Examples/tree/main/4%20bit%20FA%20using%20HA
4 bit FA using HA	https://github.com/snbk001/Verilog-Design-Examples/tree/main/4%20bit%20FA%20using%20HA
4 bit LFSR	https://github.com/snbk001/Verilog-Design-Examples/tree/main/4%20bit%20LFSR
4 bit LFSR	https://github.com/snbk001/Verilog-Design-Examples/tree/main/4%20bit%20LFSR
4 bit counter	https://github.com/snbk001/Verilog-Design-Examples/tree/main/4%20bit%20counter
4 bit counter	https://github.com/snbk001/Verilog-Design-Examples/tree/main/4%20bit%20counter
ALU	https://github.com/snbk001/Verilog-Design-Examples/tree/main/ALU
ALU	https://github.com/snbk001/Verilog-Design-Examples/tree/main/ALU
Async DFF	https://github.com/snbk001/Verilog-Design-Examples/tree/main/Async%20DFF
Async DFF	https://github.com/snbk001/Verilog-Design-Examples/tree/main/Async%20DFF
Async FIFO	https://github.com/snbk001/Verilog-Design-Examples/tree/main/Async%20FIFO
Async FIFO	https://github.com/snbk001/Verilog-Design-Examples/tree/main/Async%20FIFO
Binary to Gray	https://github.com/snbk001/Verilog-Design-Examples/tree/main/Binary%20to%20Gray
Binary to Gray	https://github.com/snbk001/Verilog-Design-Examples/tree/main/Binary%20to%20Gray
Clock Divider	https://github.com/snbk001/Verilog-Design-Examples/tree/main/Clock%20Divider
Clock Divider	https://github.com/snbk001/Verilog-Design-Examples/tree/main/Clock%20Divider
Custom Design	https://github.com/snbk001/Verilog-Design-Examples/tree/main/Custom%20Design
Custom Design	https://github.com/snbk001/Verilog-Design-Examples/tree/main/Custom%20Design
Dual Port RAM	https://github.com/snbk001/Verilog-Design-Examples/tree/main/Dual%20Port%20RAM
Dual Port RAM	https://github.com/snbk001/Verilog-Design-Examples/tree/main/Dual%20Port%20RAM
Full Adder	https://github.com/snbk001/Verilog-Design-Examples/tree/main/Full%20Adder
Full Adder	https://github.com/snbk001/Verilog-Design-Examples/tree/main/Full%20Adder
Half Adder	https://github.com/snbk001/Verilog-Design-Examples/tree/main/Half%20Adder
Half Adder	https://github.com/snbk001/Verilog-Design-Examples/tree/main/Half%20Adder
Mealy Nonoverlap	https://github.com/snbk001/Verilog-Design-Examples/tree/main/Mealy%20Nonoverlap
Mealy Nonoverlap	https://github.com/snbk001/Verilog-Design-Examples/tree/main/Mealy%20Nonoverlap
Mealy Overlap	https://github.com/snbk001/Verilog-Design-Examples/tree/main/Mealy%20Overlap
Mealy Overlap	https://github.com/snbk001/Verilog-Design-Examples/tree/main/Mealy%20Overlap
Moore Nonoverlap	https://github.com/snbk001/Verilog-Design-Examples/tree/main/Moore%20Nonoverlap
Moore Nonoverlap	https://github.com/snbk001/Verilog-Design-Examples/tree/main/Moore%20Nonoverlap
Moore Overlap	https://github.com/snbk001/Verilog-Design-Examples/tree/main/Moore%20Overlap
Moore Overlap	https://github.com/snbk001/Verilog-Design-Examples/tree/main/Moore%20Overlap
Mux Conditional	https://github.com/snbk001/Verilog-Design-Examples/tree/main/Mux%20Conditional
Mux Conditional	https://github.com/snbk001/Verilog-Design-Examples/tree/main/Mux%20Conditional
Mux expresseion	https://github.com/snbk001/Verilog-Design-Examples/tree/main/Mux%20expresseion
Mux expresseion	https://github.com/snbk001/Verilog-Design-Examples/tree/main/Mux%20expresseion
Mux using case	https://github.com/snbk001/Verilog-Design-Examples/tree/main/Mux%20using%20case
Mux using case	https://github.com/snbk001/Verilog-Design-Examples/tree/main/Mux%20using%20case
Number of 1s	https://github.com/snbk001/Verilog-Design-Examples/tree/main/Number%20of%201s
Number of 1s	https://github.com/snbk001/Verilog-Design-Examples/tree/main/Number%20of%201s
PIPO	https://github.com/snbk001/Verilog-Design-Examples/tree/main/PIPO
PIPO	https://github.com/snbk001/Verilog-Design-Examples/tree/main/PIPO
Pipeline Multiplier	https://github.com/snbk001/Verilog-Design-Examples/tree/main/Pipeline%20Multiplier
Pipeline Multiplier	https://github.com/snbk001/Verilog-Design-Examples/tree/main/Pipeline%20Multiplier
Sequential Multiplier	https://github.com/snbk001/Verilog-Design-Examples/tree/main/Sequential%20Multiplier
Sequential Multiplier	https://github.com/snbk001/Verilog-Design-Examples/tree/main/Sequential%20Multiplier
Single Port RAM	https://github.com/snbk001/Verilog-Design-Examples/tree/main/Single%20Port%20RAM
Single Port RAM	https://github.com/snbk001/Verilog-Design-Examples/tree/main/Single%20Port%20RAM
Sync DFF	https://github.com/snbk001/Verilog-Design-Examples/tree/main/Sync%20DFF
Sync DFF	https://github.com/snbk001/Verilog-Design-Examples/tree/main/Sync%20DFF
Sync FIFO	https://github.com/snbk001/Verilog-Design-Examples/tree/main/Sync%20FIFO
Sync FIFO	https://github.com/snbk001/Verilog-Design-Examples/tree/main/Sync%20FIFO
n bit universal shift register	https://github.com/snbk001/Verilog-Design-Examples/tree/main/n%20bit%20universal%20shift%20register
n bit universal shift register	https://github.com/snbk001/Verilog-Design-Examples/tree/main/n%20bit%20universal%20shift%20register
Design Questions.docx	https://github.com/snbk001/Verilog-Design-Examples/blob/main/Design%20Questions.docx
Design Questions.docx	https://github.com/snbk001/Verilog-Design-Examples/blob/main/Design%20Questions.docx
README.md	https://github.com/snbk001/Verilog-Design-Examples/blob/main/README.md
README.md	https://github.com/snbk001/Verilog-Design-Examples/blob/main/README.md
README	https://github.com/snbk001/Verilog-Design-Examples
	https://github.com/snbk001/Verilog-Design-Examples#verilog-design-examples
	https://github.com/snbk001/Verilog-Design-Examples#verilog-designs-with-testbenches
Half Adder	https://github.com/snbk001/Verilog-Design-Examples/tree/main/Half%20Adder
1-bit Full Adder	https://github.com/snbk001/Verilog-Design-Examples/tree/main/Full%20Adder
1-bit Full Adder using Half Adder	https://github.com/snbk001/Verilog-Design-Examples/tree/main/1%20bit%20Full%20Adder%20using%20HA
4-bit full adder using Half Adder	https://github.com/snbk001/Verilog-Design-Examples/tree/main/4%20bit%20FA%20using%20HA
Mux using Case statement	https://github.com/snbk001/Verilog-Design-Examples/tree/main/Mux%20using%20case
Mux using with the use logical expression	https://github.com/snbk001/Verilog-Design-Examples/tree/main/Mux%20expresseion
Mux using Conditional operator	https://github.com/snbk001/Verilog-Design-Examples/tree/main/Mux%20Conditional
ALU	https://github.com/snbk001/Verilog-Design-Examples/tree/main/ALU
D Flip Flop with synchronous reset	https://github.com/snbk001/Verilog-Design-Examples/tree/main/Sync%20DFF
D Flip Flop with asynchronous reset	https://github.com/snbk001/Verilog-Design-Examples/tree/main/Async%20DFF
Sequence Detector using Mealy machine (1101, Non-Overlapping)	https://github.com/snbk001/Verilog-Design-Examples/tree/main/Mealy%20Nonoverlap
Sequence Detector using Moore machine (1101, Non-Overlapping)	https://github.com/snbk001/Verilog-Design-Examples/tree/main/Moore%20Nonoverlap
Sequence Detector using Mealy machine (1101, Overlapping)	https://github.com/snbk001/Verilog-Design-Examples/tree/main/Mealy%20Overlap
Sequence Detector using Moore machine (1101, Overlapping)	https://github.com/snbk001/Verilog-Design-Examples/tree/main/Moore%20Overlap
Count the Number of 1s	https://github.com/snbk001/Verilog-Design-Examples/tree/main/Number%20of%201s
Binary to Gray Conversion	https://github.com/snbk001/Verilog-Design-Examples/tree/main/Binary%20to%20Gray
Up Down Counter	https://github.com/snbk001/Verilog-Design-Examples/tree/main/3%20bit%20up_down%20counter
Random Counter	https://github.com/snbk001/Verilog-Design-Examples/tree/main/4%20bit%20counter
Clock Divider	https://github.com/snbk001/Verilog-Design-Examples/tree/main/Clock%20Divider
PIPO	https://github.com/snbk001/Verilog-Design-Examples/tree/main/PIPO
n bit universal shift register	https://github.com/snbk001/Verilog-Design-Examples/tree/main/n%20bit%20universal%20shift%20register
4 bit LFSR	https://github.com/snbk001/Verilog-Design-Examples/tree/main/4%20bit%20LFSR
Custom Design	https://github.com/snbk001/Verilog-Design-Examples/tree/main/Custom%20Design
Single port RAM (128x8)	https://github.com/snbk001/Verilog-Design-Examples/tree/main/Single%20Port%20RAM
Dual port RAM (128x8)	https://github.com/snbk001/Verilog-Design-Examples/tree/main/Dual%20Port%20RAM
Synchronous FIFO	https://github.com/snbk001/Verilog-Design-Examples/tree/main/Sync%20FIFO
Asynchronous FIFO	https://github.com/snbk001/Verilog-Design-Examples/tree/main/Async%20FIFO
8x8 Sequential Multiplier	https://github.com/snbk001/Verilog-Design-Examples/tree/main/Sequential%20Multiplier
64 bit Pipelined Multiplier	https://github.com/snbk001/Verilog-Design-Examples/tree/main/Pipeline%20Multiplier
verilog	https://github.com/topics/verilog
testbenches	https://github.com/topics/testbenches
verilog-hdl	https://github.com/topics/verilog-hdl
verilog-programs	https://github.com/topics/verilog-programs
verilog-project	https://github.com/topics/verilog-project
verilog-code	https://github.com/topics/verilog-code
verilog-design	https://github.com/topics/verilog-design
self-checking	https://github.com/topics/self-checking
Readme	https://github.com/snbk001/Verilog-Design-Examples#readme-ov-file
Please reload this page	https://github.com/snbk001/Verilog-Design-Examples
Activity	https://github.com/snbk001/Verilog-Design-Examples/activity
32 forks	https://github.com/snbk001/Verilog-Design-Examples/forks
Report repository	https://github.com/contact/report-content?content_url=https%3A%2F%2Fgithub.com%2Fsnbk001%2FVerilog-Design-Examples&report=snbk001+%28user%29
Releases	https://github.com/snbk001/Verilog-Design-Examples/releases
Packages 0	https://github.com/users/snbk001/packages?repo_name=Verilog-Design-Examples
Please reload this page	https://github.com/snbk001/Verilog-Design-Examples
Contributors	https://github.com/snbk001/Verilog-Design-Examples/graphs/contributors
Please reload this page	https://github.com/snbk001/Verilog-Design-Examples
Verilog 100.0%	https://github.com/snbk001/Verilog-Design-Examples/search?l=verilog
	https://github.com
Terms	https://docs.github.com/site-policy/github-terms/github-terms-of-service
Privacy	https://docs.github.com/site-policy/privacy-policies/github-privacy-statement
Security	https://github.com/security
Status	https://www.githubstatus.com/
Community	https://github.community/
Docs	https://docs.github.com/
Contact	https://support.github.com?tags=dotcom-footer

Viewport: width=device-width

URLs of crawlers that visited me.