Title: GitHub - sdevelop/scr1: SCR1 is a high-quality open-source RISC-V MCU core in Verilog · GitHub
Open Graph Title: GitHub - sdevelop/scr1: SCR1 is a high-quality open-source RISC-V MCU core in Verilog
X Title: GitHub - sdevelop/scr1: SCR1 is a high-quality open-source RISC-V MCU core in Verilog
Description: SCR1 is a high-quality open-source RISC-V MCU core in Verilog - sdevelop/scr1
Open Graph Description: SCR1 is a high-quality open-source RISC-V MCU core in Verilog - sdevelop/scr1
X Description: SCR1 is a high-quality open-source RISC-V MCU core in Verilog - sdevelop/scr1
Mail addresses
scr1@syntacore.com
Opengraph URL: https://github.com/sdevelop/scr1
X: @github
Domain: github.com
| route-pattern | /:user_id/:repository |
| route-controller | files |
| route-action | disambiguate |
| fetch-nonce | v2:3f3add57-1a35-4dbb-f818-d5e1ddac28bc |
| current-catalog-service-hash | f3abb0cc802f3d7b95fc8762b94bdcb13bf39634c40c357301c4aa1d67a256fb |
| request-id | E512:35FB06:138ED8E:1B1BB36:6A4DE8D3 |
| html-safe-nonce | 8104c0b8514b34a5dd1f3d5b83854fe9bf5ffd06cb612e03fc96e0f1cea88945 |
| visitor-payload | eyJyZWZlcnJlciI6IiIsInJlcXVlc3RfaWQiOiJFNTEyOjM1RkIwNjoxMzhFRDhFOjFCMUJCMzY6NkE0REU4RDMiLCJ2aXNpdG9yX2lkIjoiOTI0Nzk5NjY1Njk3NTgxMjY3IiwicmVnaW9uX2VkZ2UiOiJpYWQiLCJyZWdpb25fcmVuZGVyIjoiaWFkIn0= |
| visitor-hmac | 95f9ae2289a36bdaf70e600495c262c552dcbb18b626c33f4ff2562dd3935aab |
| hovercard-subject-tag | repository:289018135 |
| github-keyboard-shortcuts | repository,copilot |
| google-site-verification | Apib7-x98H0j5cPqHWwSMm6dNU4GmODRoqxLiDzdx9I |
| octolytics-url | https://collector.github.com/github/collect |
| analytics-location | / |
| fb:app_id | 1401488693436528 |
| apple-itunes-app | app-id=1477376905, app-argument=https://github.com/sdevelop/scr1 |
| twitter:image | https://opengraph.githubassets.com/800a4886e712f578a99a27fa004e528b8f6ef1a6c90d8a4a7180878e07e8168a/sdevelop/scr1 |
| twitter:card | summary_large_image |
| og:image | https://opengraph.githubassets.com/800a4886e712f578a99a27fa004e528b8f6ef1a6c90d8a4a7180878e07e8168a/sdevelop/scr1 |
| og:image:alt | SCR1 is a high-quality open-source RISC-V MCU core in Verilog - sdevelop/scr1 |
| og:image:width | 1200 |
| og:image:height | 600 |
| og:site_name | GitHub |
| og:type | object |
| hostname | github.com |
| expected-hostname | github.com |
| None | 06b8a6144231bf3a234f1c2e9993861e07ce98a905912b114aa386c2d7e84b33 |
| turbo-cache-control | no-cache |
| go-import | github.com/sdevelop/scr1 git https://github.com/sdevelop/scr1.git |
| octolytics-dimension-user_id | 1160253 |
| octolytics-dimension-user_login | sdevelop |
| octolytics-dimension-repository_id | 289018135 |
| octolytics-dimension-repository_nwo | sdevelop/scr1 |
| octolytics-dimension-repository_public | true |
| octolytics-dimension-repository_is_fork | true |
| octolytics-dimension-repository_parent_id | 177529510 |
| octolytics-dimension-repository_parent_nwo | evasilly/scr1 |
| octolytics-dimension-repository_network_root_id | 90702468 |
| octolytics-dimension-repository_network_root_nwo | syntacore/scr1 |
| turbo-body-classes | logged-out env-production page-responsive |
| disable-turbo | false |
| browser-stats-url | https://api.github.com/_private/browser/stats |
| browser-errors-url | https://api.github.com/_private/browser/errors |
| release | 1d344bdb7547fe6bca17a59bb2b8aac3dc9532a0 |
| ui-target | full |
| theme-color | #1e2327 |
| color-scheme | light dark |
Links:
Viewport: width=device-width