René's URL Explorer Experiment


Title: GitHub - riscv-dev/cvw: CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, support for A, B, C, D, F, M and Q extensions, and optional caches, BP, FPU, VM/MMU, AHB, RAMs, and peripherals. · GitHub

Open Graph Title: GitHub - riscv-dev/cvw: CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, support for A, B, C, D, F, M and Q extensions, and optional caches, BP, FPU, VM/MMU, AHB, RAMs, and peripherals.

X Title: GitHub - riscv-dev/cvw: CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, support for A, B, C, D, F, M and Q extensions, and optional caches, BP, FPU, VM/MMU, AHB, RAMs, and peripherals.

Description: CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, support for A, B, C, D, F, M and Q extensions, and optional caches, BP, FPU, VM/MMU, AHB, RAMs, and peripherals. - riscv-dev/cvw

Open Graph Description: CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, support for A, B, C, D, F, M and Q extensions, and optional cach...

X Description: CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, support for A, B, C, D, F, M and Q extensions, and optional cach...

Opengraph URL: https://github.com/riscv-dev/cvw

X: @github

direct link

Domain: github.com

route-pattern/:user_id/:repository
route-controllerfiles
route-actiondisambiguate
fetch-noncev2:354a469d-45b9-b9b4-4f5a-d16a95a982b6
current-catalog-service-hashf3abb0cc802f3d7b95fc8762b94bdcb13bf39634c40c357301c4aa1d67a256fb
request-id9FC6:234316:B8CEE:FB138:6A4C62D8
html-safe-noncec3e2b316f11befea366af8f451e86307757febbb04c8d2445722234eaab70b52
visitor-payloadeyJyZWZlcnJlciI6IiIsInJlcXVlc3RfaWQiOiI5RkM2OjIzNDMxNjpCOENFRTpGQjEzODo2QTRDNjJEOCIsInZpc2l0b3JfaWQiOiI1NTYzNTk2NjAwMDI4OTc5OTI4IiwicmVnaW9uX2VkZ2UiOiJpYWQiLCJyZWdpb25fcmVuZGVyIjoiaWFkIn0=
visitor-hmac051927cd0d996e66bd216c148f6351d8cbfa699f7c86e3b5c32b52cceac46f9a
hovercard-subject-tagrepository:1166877816
github-keyboard-shortcutsrepository,copilot
google-site-verificationApib7-x98H0j5cPqHWwSMm6dNU4GmODRoqxLiDzdx9I
octolytics-urlhttps://collector.github.com/github/collect
analytics-location//
fb:app_id1401488693436528
apple-itunes-appapp-id=1477376905, app-argument=https://github.com/riscv-dev/cvw
twitter:imagehttps://opengraph.githubassets.com/9f6b25c24c5d5d36d5503d27444725a5bcc28172bb9694c830083ef31a1fbd8a/riscv-dev/cvw
twitter:cardsummary_large_image
og:imagehttps://opengraph.githubassets.com/9f6b25c24c5d5d36d5503d27444725a5bcc28172bb9694c830083ef31a1fbd8a/riscv-dev/cvw
og:image:altCORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, support for A, B, C, D, F, M and Q extensions, and optional cach...
og:image:width1200
og:image:height600
og:site_nameGitHub
og:typeobject
hostnamegithub.com
expected-hostnamegithub.com
None3d11bb817438277de2a940854450e83a7d32b6aeb5014e9e6b00a6423900251c
turbo-cache-controlno-cache
go-importgithub.com/riscv-dev/cvw git https://github.com/riscv-dev/cvw.git
octolytics-dimension-user_id107544533
octolytics-dimension-user_loginriscv-dev
octolytics-dimension-repository_id1166877816
octolytics-dimension-repository_nworiscv-dev/cvw
octolytics-dimension-repository_publictrue
octolytics-dimension-repository_is_forktrue
octolytics-dimension-repository_parent_id329806615
octolytics-dimension-repository_parent_nwoopenhwgroup/cvw
octolytics-dimension-repository_network_root_id329806615
octolytics-dimension-repository_network_root_nwoopenhwgroup/cvw
turbo-body-classeslogged-out env-production page-responsive
disable-turbofalse
browser-stats-urlhttps://api.github.com/_private/browser/stats
browser-errors-urlhttps://api.github.com/_private/browser/errors
release14099438da5379150f15a2892474c7c7e6c0e55e
ui-targetfull
theme-color#1e2327
color-schemelight dark

Links:

Skip to contenthttps://github.com/riscv-dev/cvw#start-of-content
https://github.com/
Sign in https://github.com/login?return_to=https%3A%2F%2Fgithub.com%2Friscv-dev%2Fcvw
GitHub CopilotWrite better code with AIhttps://github.com/features/copilot
GitHub Copilot appDirect agents from issue to mergehttps://github.com/features/ai/github-app
MCP RegistryNewIntegrate external toolshttps://github.com/mcp
ActionsAutomate any workflowhttps://github.com/features/actions
CodespacesInstant dev environmentshttps://github.com/features/codespaces
IssuesPlan and track workhttps://github.com/features/issues
Code ReviewManage code changeshttps://github.com/features/code-review
GitHub Advanced SecurityFind and fix vulnerabilitieshttps://github.com/security/advanced-security
Code securitySecure your code as you buildhttps://github.com/security/advanced-security/code-security
Secret protectionStop leaks before they starthttps://github.com/security/advanced-security/secret-protection
Why GitHubhttps://github.com/why-github
Documentationhttps://docs.github.com
Bloghttps://github.blog
Changeloghttps://github.blog/changelog
Marketplacehttps://github.com/marketplace
View all featureshttps://github.com/features
Enterpriseshttps://github.com/enterprise
Small and medium teamshttps://github.com/team
Startupshttps://github.com/enterprise/startups
Nonprofitshttps://github.com/solutions/industry/nonprofits
App Modernizationhttps://github.com/solutions/use-case/app-modernization
DevSecOpshttps://github.com/solutions/use-case/devsecops
DevOpshttps://github.com/solutions/use-case/devops
CI/CDhttps://github.com/solutions/use-case/ci-cd
View all use caseshttps://github.com/solutions/use-case
Healthcarehttps://github.com/solutions/industry/healthcare
Financial serviceshttps://github.com/solutions/industry/financial-services
Manufacturinghttps://github.com/solutions/industry/manufacturing
Governmenthttps://github.com/solutions/industry/government
View all industrieshttps://github.com/solutions/industry
View all solutionshttps://github.com/solutions
AIhttps://github.com/resources/articles?topic=ai
Software Developmenthttps://github.com/resources/articles?topic=software-development
DevOpshttps://github.com/resources/articles?topic=devops
Securityhttps://github.com/resources/articles?topic=security
View all topicshttps://github.com/resources/articles
Customer storieshttps://github.com/customer-stories
Events & webinarshttps://github.com/resources/events
Ebooks & reportshttps://github.com/resources/whitepapers
Business insightshttps://github.com/solutions/executive-insights
GitHub Skillshttps://skills.github.com
Documentationhttps://docs.github.com
Customer supporthttps://support.github.com
Community forumhttps://github.com/orgs/community/discussions
Trust centerhttps://github.com/trust-center
Partnershttps://github.com/partners
View all resourceshttps://github.com/resources
GitHub SponsorsFund open source developershttps://github.com/sponsors
Security Labhttps://securitylab.github.com
Maintainer Communityhttps://maintainers.github.com
Acceleratorhttps://github.com/accelerator
GitHub Starshttps://stars.github.com
Archive Programhttps://archiveprogram.github.com
Topicshttps://github.com/topics
Trendinghttps://github.com/trending
Collectionshttps://github.com/collections
Enterprise platformAI-powered developer platformhttps://github.com/enterprise
GitHub Advanced SecurityEnterprise-grade security featureshttps://github.com/security/advanced-security
Copilot for BusinessEnterprise-grade AI featureshttps://github.com/features/copilot/copilot-business
Premium SupportEnterprise-grade 24/7 supporthttps://github.com/premium-support
Pricinghttps://github.com/pricing
Search syntax tipshttps://docs.github.com/search-github/github-code-search/understanding-github-code-search-syntax
documentationhttps://docs.github.com/search-github/github-code-search/understanding-github-code-search-syntax
Sign in https://github.com/login?return_to=https%3A%2F%2Fgithub.com%2Friscv-dev%2Fcvw
Sign up https://github.com/signup?ref_cta=Sign+up&ref_loc=header+logged+out&ref_page=%2F%3Cuser-name%3E%2F%3Crepo-name%3E&source=header-repo&source_repo=riscv-dev%2Fcvw
Reloadhttps://github.com/riscv-dev/cvw
Reloadhttps://github.com/riscv-dev/cvw
Reloadhttps://github.com/riscv-dev/cvw
Please reload this pagehttps://github.com/riscv-dev/cvw
riscv-dev https://github.com/riscv-dev
cvwhttps://github.com/riscv-dev/cvw
openhwgroup/cvwhttps://github.com/openhwgroup/cvw
Notifications https://github.com/login?return_to=%2Friscv-dev%2Fcvw
Fork 88 https://github.com/login?return_to=%2Friscv-dev%2Fcvw
Star 0 https://github.com/login?return_to=%2Friscv-dev%2Fcvw
Code https://github.com/riscv-dev/cvw
Pull requests 0 https://github.com/riscv-dev/cvw/pulls
Actions https://github.com/riscv-dev/cvw/actions
Projects https://github.com/riscv-dev/cvw/projects
Security and quality 0 https://github.com/riscv-dev/cvw/security
Insights https://github.com/riscv-dev/cvw/pulse
Code https://github.com/riscv-dev/cvw
Pull requests https://github.com/riscv-dev/cvw/pulls
Actions https://github.com/riscv-dev/cvw/actions
Projects https://github.com/riscv-dev/cvw/projects
Security and quality https://github.com/riscv-dev/cvw/security
Insights https://github.com/riscv-dev/cvw/pulse
https://github.com/riscv-dev/cvw
Brancheshttps://github.com/riscv-dev/cvw/branches
Tagshttps://github.com/riscv-dev/cvw/tags
https://github.com/riscv-dev/cvw/branches
https://github.com/riscv-dev/cvw/tags
11,813 Commitshttps://github.com/riscv-dev/cvw/commits/riscv-dev/
https://github.com/riscv-dev/cvw/commits/riscv-dev/
.devcontainerhttps://github.com/riscv-dev/cvw/tree/riscv-dev/.devcontainer
.devcontainerhttps://github.com/riscv-dev/cvw/tree/riscv-dev/.devcontainer
.githubhttps://github.com/riscv-dev/cvw/tree/riscv-dev/.github
.githubhttps://github.com/riscv-dev/cvw/tree/riscv-dev/.github
.vscodehttps://github.com/riscv-dev/cvw/tree/riscv-dev/.vscode
.vscodehttps://github.com/riscv-dev/cvw/tree/riscv-dev/.vscode
addinshttps://github.com/riscv-dev/cvw/tree/riscv-dev/addins
addinshttps://github.com/riscv-dev/cvw/tree/riscv-dev/addins
benchmarkshttps://github.com/riscv-dev/cvw/tree/riscv-dev/benchmarks
benchmarkshttps://github.com/riscv-dev/cvw/tree/riscv-dev/benchmarks
binhttps://github.com/riscv-dev/cvw/tree/riscv-dev/bin
binhttps://github.com/riscv-dev/cvw/tree/riscv-dev/bin
confighttps://github.com/riscv-dev/cvw/tree/riscv-dev/config
confighttps://github.com/riscv-dev/cvw/tree/riscv-dev/config
docshttps://github.com/riscv-dev/cvw/tree/riscv-dev/docs
docshttps://github.com/riscv-dev/cvw/tree/riscv-dev/docs
exampleshttps://github.com/riscv-dev/cvw/tree/riscv-dev/examples
exampleshttps://github.com/riscv-dev/cvw/tree/riscv-dev/examples
fpgahttps://github.com/riscv-dev/cvw/tree/riscv-dev/fpga
fpgahttps://github.com/riscv-dev/cvw/tree/riscv-dev/fpga
linuxhttps://github.com/riscv-dev/cvw/tree/riscv-dev/linux
linuxhttps://github.com/riscv-dev/cvw/tree/riscv-dev/linux
simhttps://github.com/riscv-dev/cvw/tree/riscv-dev/sim
simhttps://github.com/riscv-dev/cvw/tree/riscv-dev/sim
srchttps://github.com/riscv-dev/cvw/tree/riscv-dev/src
srchttps://github.com/riscv-dev/cvw/tree/riscv-dev/src
studieshttps://github.com/riscv-dev/cvw/tree/riscv-dev/studies
studieshttps://github.com/riscv-dev/cvw/tree/riscv-dev/studies
synthDChttps://github.com/riscv-dev/cvw/tree/riscv-dev/synthDC
synthDChttps://github.com/riscv-dev/cvw/tree/riscv-dev/synthDC
testbenchhttps://github.com/riscv-dev/cvw/tree/riscv-dev/testbench
testbenchhttps://github.com/riscv-dev/cvw/tree/riscv-dev/testbench
testshttps://github.com/riscv-dev/cvw/tree/riscv-dev/tests
testshttps://github.com/riscv-dev/cvw/tree/riscv-dev/tests
.editorconfighttps://github.com/riscv-dev/cvw/blob/riscv-dev/.editorconfig
.editorconfighttps://github.com/riscv-dev/cvw/blob/riscv-dev/.editorconfig
.gitignorehttps://github.com/riscv-dev/cvw/blob/riscv-dev/.gitignore
.gitignorehttps://github.com/riscv-dev/cvw/blob/riscv-dev/.gitignore
.gitmoduleshttps://github.com/riscv-dev/cvw/blob/riscv-dev/.gitmodules
.gitmoduleshttps://github.com/riscv-dev/cvw/blob/riscv-dev/.gitmodules
.pre-commit-config.yamlhttps://github.com/riscv-dev/cvw/blob/riscv-dev/.pre-commit-config.yaml
.pre-commit-config.yamlhttps://github.com/riscv-dev/cvw/blob/riscv-dev/.pre-commit-config.yaml
.ruff.tomlhttps://github.com/riscv-dev/cvw/blob/riscv-dev/.ruff.toml
.ruff.tomlhttps://github.com/riscv-dev/cvw/blob/riscv-dev/.ruff.toml
CONTRIBUTING.mdhttps://github.com/riscv-dev/cvw/blob/riscv-dev/CONTRIBUTING.md
CONTRIBUTING.mdhttps://github.com/riscv-dev/cvw/blob/riscv-dev/CONTRIBUTING.md
LICENSEhttps://github.com/riscv-dev/cvw/blob/riscv-dev/LICENSE
LICENSEhttps://github.com/riscv-dev/cvw/blob/riscv-dev/LICENSE
Makefilehttps://github.com/riscv-dev/cvw/blob/riscv-dev/Makefile
Makefilehttps://github.com/riscv-dev/cvw/blob/riscv-dev/Makefile
README.mdhttps://github.com/riscv-dev/cvw/blob/riscv-dev/README.md
README.mdhttps://github.com/riscv-dev/cvw/blob/riscv-dev/README.md
errata.mdhttps://github.com/riscv-dev/cvw/blob/riscv-dev/errata.md
errata.mdhttps://github.com/riscv-dev/cvw/blob/riscv-dev/errata.md
pyproject.tomlhttps://github.com/riscv-dev/cvw/blob/riscv-dev/pyproject.toml
pyproject.tomlhttps://github.com/riscv-dev/cvw/blob/riscv-dev/pyproject.toml
setup.cshhttps://github.com/riscv-dev/cvw/blob/riscv-dev/setup.csh
setup.cshhttps://github.com/riscv-dev/cvw/blob/riscv-dev/setup.csh
setup.shhttps://github.com/riscv-dev/cvw/blob/riscv-dev/setup.sh
setup.shhttps://github.com/riscv-dev/cvw/blob/riscv-dev/setup.sh
site-setup.cshhttps://github.com/riscv-dev/cvw/blob/riscv-dev/site-setup.csh
site-setup.cshhttps://github.com/riscv-dev/cvw/blob/riscv-dev/site-setup.csh
site-setup.shhttps://github.com/riscv-dev/cvw/blob/riscv-dev/site-setup.sh
site-setup.shhttps://github.com/riscv-dev/cvw/blob/riscv-dev/site-setup.sh
uv.lockhttps://github.com/riscv-dev/cvw/blob/riscv-dev/uv.lock
uv.lockhttps://github.com/riscv-dev/cvw/blob/riscv-dev/uv.lock
wallyriscvTopAll.pnghttps://github.com/riscv-dev/cvw/blob/riscv-dev/wallyriscvTopAll.png
wallyriscvTopAll.pnghttps://github.com/riscv-dev/cvw/blob/riscv-dev/wallyriscvTopAll.png
READMEhttps://github.com/riscv-dev/cvw
Contributinghttps://github.com/riscv-dev/cvw
Licensehttps://github.com/riscv-dev/cvw
https://github.com/openhwgroup/cvw/actions/workflows/install.yml
https://github.com/riscv-dev/cvw#core-v-wally
RISC-V Arch Testshttps://github.com/riscv-non-isa/riscv-arch-test
https://github.com/riscv-dev/cvw/blob/riscv-dev/wallyriscvTopAll.png
https://github.com/riscv-dev/cvw#verification
Test Planhttps://github.com/riscv-dev/cvw/blob/riscv-dev/docs/testplans/testplan.md
https://github.com/riscv-dev/cvw#new-user-setup
https://github.com/openhwgroup/cvwhttps://github.com/openhwgroup/cvw
Toolchain Installationhttps://github.com/riscv-dev/cvw#toolchain-installation-and-configuration-sys-admin
https://github.com/riscv-dev/cvw#toolchain-installation-and-configuration-sys-admin
https://github.com/riscv-dev/cvw#compatibility
https://github.com/riscv-dev/cvw#overview
RISC-V GNU Toolchainhttps://github.com/riscv-collab/riscv-gnu-toolchain
elf2hexhttps://github.com/sifive/elf2hex
QEMUhttps://www.qemu.org/docs/master/system/target-riscv.html
Spikehttps://github.com/riscv-software-src/riscv-isa-sim
Verilatorhttps://github.com/verilator/verilator
RISC-V Sail Modelhttps://github.com/riscv/sail-riscv
OSU Skywater 130 cell libraryhttps://foss-eda-tools.googlesource.com/skywater-pdk/libs/sky130_osu_sc_t12
RISCOFhttps://github.com/riscv-software-src/riscof.git
Linux READMEhttps://github.com/riscv-dev/cvw/blob/riscv-dev/linux/README.md
https://github.com/riscv-dev/cvw#installation
https://github.com/riscv-dev/cvw#configuration
https://github.com/riscv-dev/cvw#installing-eda-tools
https://github.com/riscv-dev/cvw#siemens-questa
https://eda.sw.siemens.com/en-US/ic/questa/simulation/advanced-simulator/https://eda.sw.siemens.com/en-US/ic/questa/simulation/advanced-simulator/
https://github.com/riscv-dev/cvw#synopsys-design-compiler-dc
https://solvnet.synopsys.comhttps://solvnet.synopsys.com
https://github.com/riscv-dev/cvw#adding-cron-job-for-nightly-builds
https://github.com/riscv-dev/cvw#example-wsim-commands
https://github.com/riscv-dev/cvw#textbook-errata
errata.mdhttps://github.com/riscv-dev/cvw/blob/riscv-dev/errata.md
RISC-V System-on-Chip Designhttps://www.amazon.com/RISC-V-Microprocessor-System-Chip-Design/dp/0323994989/ref=sr_1_1?crid=YOSKDWK56LXC&dib=eyJ2IjoiMSJ9.i4blNUie7NEcJ_TrpjJwYQ_y6wL-OSpvTGm0v2Wh2IoJEaId29iR3DrWO5fSXIZU.3W9njvBVqXebkFyqQkDg46q8zg1hjoo5cqXEPYe3k5c&dib_tag=se&keywords=riscv+system+on+chip+design&qid=1767552817&sprefix=riscv+system+on+chip+design%2Caps%2C175&sr=8-1
Readme https://github.com/riscv-dev/cvw#readme-ov-file
View license https://github.com/riscv-dev/cvw#License-1-ov-file
Contributing https://github.com/riscv-dev/cvw#contributing-ov-file
Please reload this pagehttps://github.com/riscv-dev/cvw
Activityhttps://github.com/riscv-dev/cvw/activity
Custom propertieshttps://github.com/riscv-dev/cvw/custom-properties
88 forkshttps://github.com/riscv-dev/cvw/forks
Report repository https://github.com/contact/report-content?content_url=https%3A%2F%2Fgithub.com%2Friscv-dev%2Fcvw&report=riscv-dev+%28user%29
Releaseshttps://github.com/riscv-dev/cvw/releases
2 tags https://github.com/riscv-dev/cvw/tags
Packages 0https://github.com/orgs/riscv-dev/packages?repo_name=cvw
Please reload this pagehttps://github.com/riscv-dev/cvw
Contributorshttps://github.com/riscv-dev/cvw/graphs/contributors
Please reload this pagehttps://github.com/riscv-dev/cvw
https://github.com
Termshttps://docs.github.com/site-policy/github-terms/github-terms-of-service
Privacyhttps://docs.github.com/site-policy/privacy-policies/github-privacy-statement
Securityhttps://github.com/security
Statushttps://www.githubstatus.com/
Communityhttps://github.community/
Docshttps://docs.github.com/
Contacthttps://support.github.com?tags=dotcom-footer

Viewport: width=device-width

URLs of crawlers that visited me.