Title: Commits · pulp-platform/axi · GitHub
Open Graph Title: Commits · pulp-platform/axi
X Title: Commits · pulp-platform/axi
Description: AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication - Commits · pulp-platform/axi
Open Graph Description: AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication - Commits · pulp-platform/axi
X Description: AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication - Commits · pulp-platform/axi
Opengraph URL: https://github.com/pulp-platform/axi
X: @github
Domain: github.com
| route-pattern | /:user_id/:repository/graphs/commit-activity(.:format) |
| route-controller | repos_insights_commit_activity |
| route-action | index |
| fetch-nonce | v2:166874a2-e798-ac29-80b1-6ba01c3d1652 |
| current-catalog-service-hash | b4d8436665c5448282b6f4eacc6394e6e8801de97cb226acdca9da20ae59be92 |
| request-id | 97F6:73F86:E3F364:1368EBB:6A4D5E9B |
| html-safe-nonce | cec103dde2ea3e02327c89ec8b16734385141ddcb7b539f7853c5257c18bb5fb |
| visitor-payload | eyJyZWZlcnJlciI6IiIsInJlcXVlc3RfaWQiOiI5N0Y2OjczRjg2OkUzRjM2NDoxMzY4RUJCOjZBNEQ1RTlCIiwidmlzaXRvcl9pZCI6IjQxNjQ0MjQzODI0NTY2MTg2NTEiLCJyZWdpb25fZWRnZSI6ImlhZCIsInJlZ2lvbl9yZW5kZXIiOiJpYWQifQ== |
| visitor-hmac | 86e855720c5a5a8f79cdec54b76cabed402ca7265f95c90750597d8ea33c21a7 |
| hovercard-subject-tag | repository:129229399 |
| github-keyboard-shortcuts | repository,copilot |
| google-site-verification | Apib7-x98H0j5cPqHWwSMm6dNU4GmODRoqxLiDzdx9I |
| octolytics-url | https://collector.github.com/github/collect |
| analytics-location | / |
| fb:app_id | 1401488693436528 |
| apple-itunes-app | app-id=1477376905, app-argument=https://github.com/pulp-platform/axi/graphs/commit-activity |
| twitter:image | https://opengraph.githubassets.com/5ac4c28e62a396c00ba7a77e9820eea992191136094dbb9bc3bf48695105eae7/pulp-platform/axi |
| twitter:card | summary_large_image |
| og:image | https://opengraph.githubassets.com/5ac4c28e62a396c00ba7a77e9820eea992191136094dbb9bc3bf48695105eae7/pulp-platform/axi |
| og:image:alt | AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication - Commits · pulp-platform/axi |
| og:image:width | 1200 |
| og:image:height | 600 |
| og:site_name | GitHub |
| og:type | object |
| hostname | github.com |
| expected-hostname | github.com |
| None | 2a1443ff9733a3016431263ea73c93d8fe00c195eb4a7670ac30e7848f045441 |
| turbo-cache-control | no-cache |
| go-import | github.com/pulp-platform/axi git https://github.com/pulp-platform/axi.git |
| octolytics-dimension-user_id | 14332106 |
| octolytics-dimension-user_login | pulp-platform |
| octolytics-dimension-repository_id | 129229399 |
| octolytics-dimension-repository_nwo | pulp-platform/axi |
| octolytics-dimension-repository_public | true |
| octolytics-dimension-repository_is_fork | false |
| octolytics-dimension-repository_network_root_id | 129229399 |
| octolytics-dimension-repository_network_root_nwo | pulp-platform/axi |
| turbo-body-classes | logged-out env-production page-responsive |
| disable-turbo | false |
| browser-stats-url | https://api.github.com/_private/browser/stats |
| browser-errors-url | https://api.github.com/_private/browser/errors |
| release | f3bdd3157ea1f0fd738d408eceeead721acf1dc3 |
| ui-target | full |
| theme-color | #1e2327 |
| color-scheme | light dark |
Links:
Viewport: width=device-width