Title: GitHub - nselvara/HDL-Core-Library: Reusable HDL modules, packages, and testbench utilities for FPGA and ASIC development, supporting both VHDL and Verilog. · GitHub
Open Graph Title: GitHub - nselvara/HDL-Core-Library: Reusable HDL modules, packages, and testbench utilities for FPGA and ASIC development, supporting both VHDL and Verilog.
X Title: GitHub - nselvara/HDL-Core-Library: Reusable HDL modules, packages, and testbench utilities for FPGA and ASIC development, supporting both VHDL and Verilog.
Description: Reusable HDL modules, packages, and testbench utilities for FPGA and ASIC development, supporting both VHDL and Verilog. - nselvara/HDL-Core-Library
Open Graph Description: Reusable HDL modules, packages, and testbench utilities for FPGA and ASIC development, supporting both VHDL and Verilog. - nselvara/HDL-Core-Library
X Description: Reusable HDL modules, packages, and testbench utilities for FPGA and ASIC development, supporting both VHDL and Verilog. - nselvara/HDL-Core-Library
Opengraph URL: https://github.com/nselvara/HDL-Core-Library
X: @github
Domain: github.com
| route-pattern | /:user_id/:repository |
| route-controller | files |
| route-action | disambiguate |
| fetch-nonce | v2:8adbe1f9-9445-2053-a55b-73e855a2346a |
| current-catalog-service-hash | f3abb0cc802f3d7b95fc8762b94bdcb13bf39634c40c357301c4aa1d67a256fb |
| request-id | EC58:271CFB:E1CB9C:13E896D:6A4BE93D |
| html-safe-nonce | e6d2768d64933d5f9274682326211aabc19c41725fd27027b1f91c9acc275141 |
| visitor-payload | eyJyZWZlcnJlciI6IiIsInJlcXVlc3RfaWQiOiJFQzU4OjI3MUNGQjpFMUNCOUM6MTNFODk2RDo2QTRCRTkzRCIsInZpc2l0b3JfaWQiOiI2MzY4MDc2NTc3NjY2NDkyNzMzIiwicmVnaW9uX2VkZ2UiOiJpYWQiLCJyZWdpb25fcmVuZGVyIjoiaWFkIn0= |
| visitor-hmac | 5f82371ca06e812e367e0611486e9f40d1f76505150b3a7193de33b7d1a9c336 |
| hovercard-subject-tag | repository:1028619964 |
| github-keyboard-shortcuts | repository,copilot |
| google-site-verification | Apib7-x98H0j5cPqHWwSMm6dNU4GmODRoqxLiDzdx9I |
| octolytics-url | https://collector.github.com/github/collect |
| analytics-location | / |
| fb:app_id | 1401488693436528 |
| apple-itunes-app | app-id=1477376905, app-argument=https://github.com/nselvara/HDL-Core-Library |
| twitter:image | https://opengraph.githubassets.com/f3c8af477b2e23b16a3ae7423f596010610318d28798725f18c96a1bb11a4eee/nselvara/HDL-Core-Library |
| twitter:card | summary_large_image |
| og:image | https://opengraph.githubassets.com/f3c8af477b2e23b16a3ae7423f596010610318d28798725f18c96a1bb11a4eee/nselvara/HDL-Core-Library |
| og:image:alt | Reusable HDL modules, packages, and testbench utilities for FPGA and ASIC development, supporting both VHDL and Verilog. - nselvara/HDL-Core-Library |
| og:image:width | 1200 |
| og:image:height | 600 |
| og:site_name | GitHub |
| og:type | object |
| hostname | github.com |
| expected-hostname | github.com |
| None | 0f5d3ba365b3985d75c32a5957c8635488d58dcf027ae6ae958eee7edaa306a2 |
| turbo-cache-control | no-cache |
| go-import | github.com/nselvara/HDL-Core-Library git https://github.com/nselvara/HDL-Core-Library.git |
| octolytics-dimension-user_id | 43971369 |
| octolytics-dimension-user_login | nselvara |
| octolytics-dimension-repository_id | 1028619964 |
| octolytics-dimension-repository_nwo | nselvara/HDL-Core-Library |
| octolytics-dimension-repository_public | true |
| octolytics-dimension-repository_is_fork | false |
| octolytics-dimension-repository_network_root_id | 1028619964 |
| octolytics-dimension-repository_network_root_nwo | nselvara/HDL-Core-Library |
| turbo-body-classes | logged-out env-production page-responsive |
| disable-turbo | false |
| browser-stats-url | https://api.github.com/_private/browser/stats |
| browser-errors-url | https://api.github.com/_private/browser/errors |
| release | f24da9b76b42d77b0bb458f810509565e9ba5f1a |
| ui-target | full |
| theme-color | #1e2327 |
| color-scheme | light dark |
Links:
Viewport: width=device-width