Title: GitHub - majjitarunkumar/Verilog: In this Verilog,I will Upload the Verilog codes for Different problem. · GitHub
Open Graph Title: GitHub - majjitarunkumar/Verilog: In this Verilog,I will Upload the Verilog codes for Different problem.
X Title: GitHub - majjitarunkumar/Verilog: In this Verilog,I will Upload the Verilog codes for Different problem.
Description: In this Verilog,I will Upload the Verilog codes for Different problem. - majjitarunkumar/Verilog
Open Graph Description: In this Verilog,I will Upload the Verilog codes for Different problem. - majjitarunkumar/Verilog
X Description: In this Verilog,I will Upload the Verilog codes for Different problem. - majjitarunkumar/Verilog
Opengraph URL: https://github.com/majjitarunkumar/Verilog
X: @github
Domain: github.com
| route-pattern | /:user_id/:repository |
| route-controller | files |
| route-action | disambiguate |
| fetch-nonce | v2:9e8215c8-02a5-566d-6a4b-0c7d9d9389d5 |
| current-catalog-service-hash | f3abb0cc802f3d7b95fc8762b94bdcb13bf39634c40c357301c4aa1d67a256fb |
| request-id | 9530:305717:38FDD8:509F63:6A4BC6BF |
| html-safe-nonce | 9b84cc1425fce4a302e6db1f73ad53cc9f2205adcc7d2c8f78b7a5beb4f539b6 |
| visitor-payload | eyJyZWZlcnJlciI6IiIsInJlcXVlc3RfaWQiOiI5NTMwOjMwNTcxNzozOEZERDg6NTA5RjYzOjZBNEJDNkJGIiwidmlzaXRvcl9pZCI6IjM5ODM2OTEyMDA4NjMxMjcyMzEiLCJyZWdpb25fZWRnZSI6ImlhZCIsInJlZ2lvbl9yZW5kZXIiOiJpYWQifQ== |
| visitor-hmac | 0b9d5330c12151c980b52dae906fc74093d644dee37a1e2ce78bced450462b13 |
| hovercard-subject-tag | repository:707638948 |
| github-keyboard-shortcuts | repository,copilot |
| google-site-verification | Apib7-x98H0j5cPqHWwSMm6dNU4GmODRoqxLiDzdx9I |
| octolytics-url | https://collector.github.com/github/collect |
| analytics-location | / |
| fb:app_id | 1401488693436528 |
| apple-itunes-app | app-id=1477376905, app-argument=https://github.com/majjitarunkumar/Verilog |
| twitter:image | https://opengraph.githubassets.com/d7664a515a28e9bbf4df37db888594e760b2171c95de5f3e9de6b2b6a51c4181/majjitarunkumar/Verilog |
| twitter:card | summary_large_image |
| og:image | https://opengraph.githubassets.com/d7664a515a28e9bbf4df37db888594e760b2171c95de5f3e9de6b2b6a51c4181/majjitarunkumar/Verilog |
| og:image:alt | In this Verilog,I will Upload the Verilog codes for Different problem. - majjitarunkumar/Verilog |
| og:image:width | 1200 |
| og:image:height | 600 |
| og:site_name | GitHub |
| og:type | object |
| hostname | github.com |
| expected-hostname | github.com |
| None | 14aa00ce5bdb34d0eefb5facbffd7de9e144c688d8a93ef8df902d5f94b51dd7 |
| turbo-cache-control | no-cache |
| go-import | github.com/majjitarunkumar/Verilog git https://github.com/majjitarunkumar/Verilog.git |
| octolytics-dimension-user_id | 145587612 |
| octolytics-dimension-user_login | majjitarunkumar |
| octolytics-dimension-repository_id | 707638948 |
| octolytics-dimension-repository_nwo | majjitarunkumar/Verilog |
| octolytics-dimension-repository_public | true |
| octolytics-dimension-repository_is_fork | false |
| octolytics-dimension-repository_network_root_id | 707638948 |
| octolytics-dimension-repository_network_root_nwo | majjitarunkumar/Verilog |
| turbo-body-classes | logged-out env-production page-responsive |
| disable-turbo | false |
| browser-stats-url | https://api.github.com/_private/browser/stats |
| browser-errors-url | https://api.github.com/_private/browser/errors |
| release | 58b8f89190447502561829f30862aa0a99d53367 |
| ui-target | full |
| theme-color | #1e2327 |
| color-scheme | light dark |
Links:
Viewport: width=device-width