René's URL Explorer Experiment

Title: GitHub - alirezakay/RISC-CPU: A multi-cycle RISC CPU (processor) like MIPS-CPU architecture in VHDL ( a hardware-side implementation ) · GitHub

Open Graph Title: GitHub - alirezakay/RISC-CPU: A multi-cycle RISC CPU (processor) like MIPS-CPU architecture in VHDL ( a hardware-side implementation )

X Title: GitHub - alirezakay/RISC-CPU: A multi-cycle RISC CPU (processor) like MIPS-CPU architecture in VHDL ( a hardware-side implementation )

Description: A multi-cycle RISC CPU (processor) like MIPS-CPU architecture in VHDL ( a hardware-side implementation ) - alirezakay/RISC-CPU

Open Graph Description: A multi-cycle RISC CPU (processor) like MIPS-CPU architecture in VHDL ( a hardware-side implementation ) - alirezakay/RISC-CPU

X Description: A multi-cycle RISC CPU (processor) like MIPS-CPU architecture in VHDL ( a hardware-side implementation ) - alirezakay/RISC-CPU

Opengraph URL: https://github.com/alirezakay/RISC-CPU

X: @github

direct link

Domain: github.com

route-pattern	/:user_id/:repository
route-controller	files
route-action	disambiguate
fetch-nonce	v2:358d888e-aab2-7582-17d9-d7d3e99ea9e1
current-catalog-service-hash	f3abb0cc802f3d7b95fc8762b94bdcb13bf39634c40c357301c4aa1d67a256fb
request-id	A158:32E85:E5CF81:134667E:6A4D4F30
html-safe-nonce	9cf65b439b9fc7c97e8c7c21498b897f8cbe1523b020cf858bb8ae5f7abf2507
visitor-payload	eyJyZWZlcnJlciI6IiIsInJlcXVlc3RfaWQiOiJBMTU4OjMyRTg1OkU1Q0Y4MToxMzQ2NjdFOjZBNEQ0RjMwIiwidmlzaXRvcl9pZCI6IjM2MjMwNTQzNjc2NjAwMDMxMjAiLCJyZWdpb25fZWRnZSI6ImlhZCIsInJlZ2lvbl9yZW5kZXIiOiJpYWQifQ==
visitor-hmac	574d2fd7b35e5845a248f9919d357d18ce26b3ab3057260ed70d3fadc290d0ff
hovercard-subject-tag	repository:143284283
github-keyboard-shortcuts	repository,copilot
google-site-verification	Apib7-x98H0j5cPqHWwSMm6dNU4GmODRoqxLiDzdx9I
octolytics-url	https://collector.github.com/github/collect
analytics-location	//
fb:app_id	1401488693436528
apple-itunes-app	app-id=1477376905, app-argument=https://github.com/alirezakay/RISC-CPU
twitter:image	https://opengraph.githubassets.com/e2706d797584526e89fb205b524a0602928e76d65fb744879f19fb7f57e57472/alirezakay/RISC-CPU
twitter:card	summary_large_image
og:image	https://opengraph.githubassets.com/e2706d797584526e89fb205b524a0602928e76d65fb744879f19fb7f57e57472/alirezakay/RISC-CPU
og:image:alt	A multi-cycle RISC CPU (processor) like MIPS-CPU architecture in VHDL ( a hardware-side implementation ) - alirezakay/RISC-CPU
og:image:width	1200
og:image:height	600
og:site_name	GitHub
og:type	object
hostname	github.com
expected-hostname	github.com
None	92571a8944142227b7e19cd10918b1ddd06e5066c1ad5bc7e4769cf6140a87e6
turbo-cache-control	no-cache
go-import	github.com/alirezakay/RISC-CPU git https://github.com/alirezakay/RISC-CPU.git
octolytics-dimension-user_id	20626510
octolytics-dimension-user_login	alirezakay
octolytics-dimension-repository_id	143284283
octolytics-dimension-repository_nwo	alirezakay/RISC-CPU
octolytics-dimension-repository_public	true
octolytics-dimension-repository_is_fork	false
octolytics-dimension-repository_network_root_id	143284283
octolytics-dimension-repository_network_root_nwo	alirezakay/RISC-CPU
turbo-body-classes	logged-out env-production page-responsive
disable-turbo	false
browser-stats-url	https://api.github.com/_private/browser/stats
browser-errors-url	https://api.github.com/_private/browser/errors
release	56fc8347865a14e2ec811533d68f929cf4e0ec19
ui-target	full
theme-color	#1e2327
color-scheme	light dark

Links:

Skip to content	https://github.com/alirezakay/RISC-CPU#start-of-content
	https://github.com/
Sign in	https://github.com/login?return_to=https%3A%2F%2Fgithub.com%2Falirezakay%2FRISC-CPU
GitHub CopilotWrite better code with AI	https://github.com/features/copilot
GitHub Copilot appDirect agents from issue to merge	https://github.com/features/ai/github-app
MCP RegistryNewIntegrate external tools	https://github.com/mcp
ActionsAutomate any workflow	https://github.com/features/actions
CodespacesInstant dev environments	https://github.com/features/codespaces
IssuesPlan and track work	https://github.com/features/issues
Code ReviewManage code changes	https://github.com/features/code-review
GitHub Advanced SecurityFind and fix vulnerabilities	https://github.com/security/advanced-security
Code securitySecure your code as you build	https://github.com/security/advanced-security/code-security
Secret protectionStop leaks before they start	https://github.com/security/advanced-security/secret-protection
Why GitHub	https://github.com/why-github
Documentation	https://docs.github.com
Blog	https://github.blog
Changelog	https://github.blog/changelog
Marketplace	https://github.com/marketplace
View all features	https://github.com/features
Enterprises	https://github.com/enterprise
Small and medium teams	https://github.com/team
Startups	https://github.com/enterprise/startups
Nonprofits	https://github.com/solutions/industry/nonprofits
App Modernization	https://github.com/solutions/use-case/app-modernization
DevSecOps	https://github.com/solutions/use-case/devsecops
DevOps	https://github.com/solutions/use-case/devops
CI/CD	https://github.com/solutions/use-case/ci-cd
View all use cases	https://github.com/solutions/use-case
Healthcare	https://github.com/solutions/industry/healthcare
Financial services	https://github.com/solutions/industry/financial-services
Manufacturing	https://github.com/solutions/industry/manufacturing
Government	https://github.com/solutions/industry/government
View all industries	https://github.com/solutions/industry
View all solutions	https://github.com/solutions
AI	https://github.com/resources/articles?topic=ai
Software Development	https://github.com/resources/articles?topic=software-development
DevOps	https://github.com/resources/articles?topic=devops
Security	https://github.com/resources/articles?topic=security
View all topics	https://github.com/resources/articles
Customer stories	https://github.com/customer-stories
Events & webinars	https://github.com/resources/events
Ebooks & reports	https://github.com/resources/whitepapers
Business insights	https://github.com/solutions/executive-insights
GitHub Skills	https://skills.github.com
Documentation	https://docs.github.com
Customer support	https://support.github.com
Community forum	https://github.com/orgs/community/discussions
Trust center	https://github.com/trust-center
Partners	https://github.com/partners
View all resources	https://github.com/resources
GitHub SponsorsFund open source developers	https://github.com/sponsors
Security Lab	https://securitylab.github.com
Maintainer Community	https://maintainers.github.com
Accelerator	https://github.com/accelerator
GitHub Stars	https://stars.github.com
Archive Program	https://archiveprogram.github.com
Topics	https://github.com/topics
Trending	https://github.com/trending
Collections	https://github.com/collections
Enterprise platformAI-powered developer platform	https://github.com/enterprise
GitHub Advanced SecurityEnterprise-grade security features	https://github.com/security/advanced-security
Copilot for BusinessEnterprise-grade AI features	https://github.com/features/copilot/copilot-business
Premium SupportEnterprise-grade 24/7 support	https://github.com/premium-support
Pricing	https://github.com/pricing
Search syntax tips	https://docs.github.com/search-github/github-code-search/understanding-github-code-search-syntax
documentation	https://docs.github.com/search-github/github-code-search/understanding-github-code-search-syntax
Sign in	https://github.com/login?return_to=https%3A%2F%2Fgithub.com%2Falirezakay%2FRISC-CPU
Sign up	https://github.com/signup?ref_cta=Sign+up&ref_loc=header+logged+out&ref_page=%2F%3Cuser-name%3E%2F%3Crepo-name%3E&source=header-repo&source_repo=alirezakay%2FRISC-CPU
Reload	https://github.com/alirezakay/RISC-CPU
Reload	https://github.com/alirezakay/RISC-CPU
Reload	https://github.com/alirezakay/RISC-CPU
alirezakay	https://github.com/alirezakay
RISC-CPU	https://github.com/alirezakay/RISC-CPU
Notifications	https://github.com/login?return_to=%2Falirezakay%2FRISC-CPU
Fork 5	https://github.com/login?return_to=%2Falirezakay%2FRISC-CPU
Star 30	https://github.com/login?return_to=%2Falirezakay%2FRISC-CPU
Code	https://github.com/alirezakay/RISC-CPU
Issues 0	https://github.com/alirezakay/RISC-CPU/issues
Pull requests 0	https://github.com/alirezakay/RISC-CPU/pulls
Actions	https://github.com/alirezakay/RISC-CPU/actions
Projects	https://github.com/alirezakay/RISC-CPU/projects
Security and quality 0	https://github.com/alirezakay/RISC-CPU/security
Insights	https://github.com/alirezakay/RISC-CPU/pulse
Code	https://github.com/alirezakay/RISC-CPU
Issues	https://github.com/alirezakay/RISC-CPU/issues
Pull requests	https://github.com/alirezakay/RISC-CPU/pulls
Actions	https://github.com/alirezakay/RISC-CPU/actions
Projects	https://github.com/alirezakay/RISC-CPU/projects
Security and quality	https://github.com/alirezakay/RISC-CPU/security
Insights	https://github.com/alirezakay/RISC-CPU/pulse
	https://github.com/alirezakay/RISC-CPU
Branches	https://github.com/alirezakay/RISC-CPU/branches
Tags	https://github.com/alirezakay/RISC-CPU/tags
	https://github.com/alirezakay/RISC-CPU/branches
	https://github.com/alirezakay/RISC-CPU/tags
18 Commits	https://github.com/alirezakay/RISC-CPU/commits/master/
	https://github.com/alirezakay/RISC-CPU/commits/master/
CAR.vhd	https://github.com/alirezakay/RISC-CPU/blob/master/CAR.vhd
CAR.vhd	https://github.com/alirezakay/RISC-CPU/blob/master/CAR.vhd
CZN.vhd	https://github.com/alirezakay/RISC-CPU/blob/master/CZN.vhd
CZN.vhd	https://github.com/alirezakay/RISC-CPU/blob/master/CZN.vhd
ControlMemory.vhd	https://github.com/alirezakay/RISC-CPU/blob/master/ControlMemory.vhd
ControlMemory.vhd	https://github.com/alirezakay/RISC-CPU/blob/master/ControlMemory.vhd
Controller.vhd	https://github.com/alirezakay/RISC-CPU/blob/master/Controller.vhd
Controller.vhd	https://github.com/alirezakay/RISC-CPU/blob/master/Controller.vhd
DI.vhd	https://github.com/alirezakay/RISC-CPU/blob/master/DI.vhd
DI.vhd	https://github.com/alirezakay/RISC-CPU/blob/master/DI.vhd
DataPath.vhd	https://github.com/alirezakay/RISC-CPU/blob/master/DataPath.vhd
DataPath.vhd	https://github.com/alirezakay/RISC-CPU/blob/master/DataPath.vhd
IR.vhd	https://github.com/alirezakay/RISC-CPU/blob/master/IR.vhd
IR.vhd	https://github.com/alirezakay/RISC-CPU/blob/master/IR.vhd
LICENSE	https://github.com/alirezakay/RISC-CPU/blob/master/LICENSE
LICENSE	https://github.com/alirezakay/RISC-CPU/blob/master/LICENSE
MDR.vhd	https://github.com/alirezakay/RISC-CPU/blob/master/MDR.vhd
MDR.vhd	https://github.com/alirezakay/RISC-CPU/blob/master/MDR.vhd
MEM.vhd	https://github.com/alirezakay/RISC-CPU/blob/master/MEM.vhd
MEM.vhd	https://github.com/alirezakay/RISC-CPU/blob/master/MEM.vhd
Main.vhd	https://github.com/alirezakay/RISC-CPU/blob/master/Main.vhd
Main.vhd	https://github.com/alirezakay/RISC-CPU/blob/master/Main.vhd
MyCPU.pdf	https://github.com/alirezakay/RISC-CPU/blob/master/MyCPU.pdf
MyCPU.pdf	https://github.com/alirezakay/RISC-CPU/blob/master/MyCPU.pdf
PC.vhd	https://github.com/alirezakay/RISC-CPU/blob/master/PC.vhd
PC.vhd	https://github.com/alirezakay/RISC-CPU/blob/master/PC.vhd
README.md	https://github.com/alirezakay/RISC-CPU/blob/master/README.md
README.md	https://github.com/alirezakay/RISC-CPU/blob/master/README.md
ROM1.vhd	https://github.com/alirezakay/RISC-CPU/blob/master/ROM1.vhd
ROM1.vhd	https://github.com/alirezakay/RISC-CPU/blob/master/ROM1.vhd
ROM2.vhd	https://github.com/alirezakay/RISC-CPU/blob/master/ROM2.vhd
ROM2.vhd	https://github.com/alirezakay/RISC-CPU/blob/master/ROM2.vhd
RegFile.vhd	https://github.com/alirezakay/RISC-CPU/blob/master/RegFile.vhd
RegFile.vhd	https://github.com/alirezakay/RISC-CPU/blob/master/RegFile.vhd
_config.yml	https://github.com/alirezakay/RISC-CPU/blob/master/_config.yml
_config.yml	https://github.com/alirezakay/RISC-CPU/blob/master/_config.yml
adder.vhd	https://github.com/alirezakay/RISC-CPU/blob/master/adder.vhd
adder.vhd	https://github.com/alirezakay/RISC-CPU/blob/master/adder.vhd
alu.vhd	https://github.com/alirezakay/RISC-CPU/blob/master/alu.vhd
alu.vhd	https://github.com/alirezakay/RISC-CPU/blob/master/alu.vhd
mux.vhd	https://github.com/alirezakay/RISC-CPU/blob/master/mux.vhd
mux.vhd	https://github.com/alirezakay/RISC-CPU/blob/master/mux.vhd
mux_2bits.vhd	https://github.com/alirezakay/RISC-CPU/blob/master/mux_2bits.vhd
mux_2bits.vhd	https://github.com/alirezakay/RISC-CPU/blob/master/mux_2bits.vhd
wave1.wcfg	https://github.com/alirezakay/RISC-CPU/blob/master/wave1.wcfg
wave1.wcfg	https://github.com/alirezakay/RISC-CPU/blob/master/wave1.wcfg
README	https://github.com/alirezakay/RISC-CPU
MIT license	https://github.com/alirezakay/RISC-CPU
	https://github.com/alirezakay/RISC-CPU#risc-cpu
	https://github.com/alirezakay/RISC-CPU#documentation
here	https://alirezakay.github.io/showcase/y2/risc-cpu-simulation
document	https://github.com/alirezakay/RISC-CPU/blob/master/MyCPU.pdf
	https://camo.githubusercontent.com/8c9d0654e9a1ea2febd0ed1a57c507631142463ce6283b3d72a21256d6ce2951/68747470733a2f2f616c6972657a616b61792e6769746875622e696f2f73686f77636173652f79322f696d672f435055322e706e67
	https://camo.githubusercontent.com/2681453db869f27b7716fd26e6778a4bffaee3cf31d9ea08d5fedb3812abb443/68747470733a2f2f616c6972657a616b61792e6769746875622e696f2f73686f77636173652f79322f696d672f435055332e706e67
	https://github.com/alirezakay/RISC-CPU#authors
Alireza Kavian	https://alireza-kavian.github.io
	https://github.com/alirezakay/RISC-CPU#license
LICENSE	https://github.com/alirezakay/RISC-CPU/blob/master/LICENSE
alirezakay.github.io/showcase/term4	https://alirezakay.github.io/showcase/term4
processor-architecture	https://github.com/topics/processor-architecture
cpu	https://github.com/topics/cpu
vhdl	https://github.com/topics/vhdl
isa	https://github.com/topics/isa
cpu-model	https://github.com/topics/cpu-model
instruction-set-architecture	https://github.com/topics/instruction-set-architecture
mips-processor	https://github.com/topics/mips-processor
vhdl-modules	https://github.com/topics/vhdl-modules
risc-processor	https://github.com/topics/risc-processor
vhdl-code	https://github.com/topics/vhdl-code
cpu-architecture	https://github.com/topics/cpu-architecture
multi-cycle	https://github.com/topics/multi-cycle
processor-design	https://github.com/topics/processor-design
Readme	https://github.com/alirezakay/RISC-CPU#readme-ov-file
MIT license	https://github.com/alirezakay/RISC-CPU#MIT-1-ov-file
Please reload this page	https://github.com/alirezakay/RISC-CPU
Activity	https://github.com/alirezakay/RISC-CPU/activity
5 forks	https://github.com/alirezakay/RISC-CPU/forks
Report repository	https://github.com/contact/report-content?content_url=https%3A%2F%2Fgithub.com%2Falirezakay%2FRISC-CPU&report=alirezakay+%28user%29
Releases	https://github.com/alirezakay/RISC-CPU/releases
Packages 0	https://github.com/users/alirezakay/packages?repo_name=RISC-CPU
Please reload this page	https://github.com/alirezakay/RISC-CPU
Contributors	https://github.com/alirezakay/RISC-CPU/graphs/contributors
Please reload this page	https://github.com/alirezakay/RISC-CPU
VHDL 100.0%	https://github.com/alirezakay/RISC-CPU/search?l=vhdl
	https://github.com
Terms	https://docs.github.com/site-policy/github-terms/github-terms-of-service
Privacy	https://docs.github.com/site-policy/privacy-policies/github-privacy-statement
Security	https://github.com/security
Status	https://www.githubstatus.com/
Community	https://github.community/
Docs	https://docs.github.com/
Contact	https://support.github.com?tags=dotcom-footer

Viewport: width=device-width

URLs of crawlers that visited me.