Title: Pull requests · Multimedia-Processing/Digital-Logic-Design · GitHub
Open Graph Title: Pull requests · Multimedia-Processing/Digital-Logic-Design
X Title: Pull requests · Multimedia-Processing/Digital-Logic-Design
Description: 透過數位邏輯結合VHDL與Verilog的過程，作為從基礎數位邏輯到計算機系統結構，並實作出一顆CPU的教學書籍，希望未來可以成為教學範例檔案。目前將開發轉移到GitLab，因為可以呈現數學與MUL圖。 - Pull requests · Multimedia-Processing/Digital-Logic-Design
Open Graph Description: 透過數位邏輯結合VHDL與Verilog的過程，作為從基礎數位邏輯到計算機系統結構，並實作出一顆CPU的教學書籍，希望未來可以成為教學範例檔案。目前將開發轉移到GitLab，因為可以呈現數學與MUL圖。 - Pull requests · Multimedia-Processing/Digital-Logic-Design
X Description: 透過數位邏輯結合VHDL與Verilog的過程，作為從基礎數位邏輯到計算機系統結構，並實作出一顆CPU的教學書籍，希望未來可以成為教學範例檔案。目前將開發轉移到GitLab，因為可以呈現數學與MUL圖。 - Pull requests · Multimedia-Processing/Digital-Logic-Design
Opengraph URL: https://github.com/Multimedia-Processing/Digital-Logic-Design
X: @github
Domain: github.com
| route-pattern | /:user_id/:repository/pulls(.:format) |
| route-controller | pull_requests |
| route-action | index |
| fetch-nonce | v2:2dce66a5-a14a-65d8-c99e-222b88b13450 |
| current-catalog-service-hash | ae870bc5e265a340912cde392f23dad3671a0a881730ffdadd82f2f57d81641b |
| request-id | BE30:26BCF:20910A:2EC4F5:6A4BC219 |
| html-safe-nonce | 5cda1bcf69c26ebeafb3d4ae41ddf0ad2eee33690960017f6962bbe60db5f77f |
| visitor-payload | eyJyZWZlcnJlciI6IiIsInJlcXVlc3RfaWQiOiJCRTMwOjI2QkNGOjIwOTEwQToyRUM0RjU6NkE0QkMyMTkiLCJ2aXNpdG9yX2lkIjoiODkzMjQwOTg5MDM1Nzc0NDg5IiwicmVnaW9uX2VkZ2UiOiJpYWQiLCJyZWdpb25fcmVuZGVyIjoiaWFkIn0= |
| visitor-hmac | 55137910fdd888f9db7a4c62502c9fcaca3e1762c47c450b248e3c83db41ba01 |
| hovercard-subject-tag | repository:192944336 |
| github-keyboard-shortcuts | repository,pull-request-list,pull-request-conversation,pull-request-files-changed,copilot |
| google-site-verification | Apib7-x98H0j5cPqHWwSMm6dNU4GmODRoqxLiDzdx9I |
| octolytics-url | https://collector.github.com/github/collect |
| analytics-location-query-strip | true |
| analytics-location | / |
| fb:app_id | 1401488693436528 |
| apple-itunes-app | app-id=1477376905, app-argument=https://github.com/Multimedia-Processing/Digital-Logic-Design/pulls |
| twitter:image | https://opengraph.githubassets.com/ad29f46389237210d4e0b09b63d34b7adcbcd0d7e87b4fba46a94aad382e241b/Multimedia-Processing/Digital-Logic-Design |
| twitter:card | summary_large_image |
| og:image | https://opengraph.githubassets.com/ad29f46389237210d4e0b09b63d34b7adcbcd0d7e87b4fba46a94aad382e241b/Multimedia-Processing/Digital-Logic-Design |
| og:image:alt | 透過數位邏輯結合VHDL與Verilog的過程，作為從基礎數位邏輯到計算機系統結構，並實作出一顆CPU的教學書籍，希望未來可以成為教學範例檔案。目前將開發轉移到GitLab，因為可以呈現數學與MUL圖。 - Pull requests · Multimedia-Processing/Digital-Logic-Design |
| og:image:width | 1200 |
| og:image:height | 600 |
| og:site_name | GitHub |
| og:type | object |
| hostname | github.com |
| expected-hostname | github.com |
| None | 14aa00ce5bdb34d0eefb5facbffd7de9e144c688d8a93ef8df902d5f94b51dd7 |
| turbo-cache-control | no-preview |
| go-import | github.com/Multimedia-Processing/Digital-Logic-Design git https://github.com/Multimedia-Processing/Digital-Logic-Design.git |
| octolytics-dimension-user_id | 74662083 |
| octolytics-dimension-user_login | Multimedia-Processing |
| octolytics-dimension-repository_id | 192944336 |
| octolytics-dimension-repository_nwo | Multimedia-Processing/Digital-Logic-Design |
| octolytics-dimension-repository_public | true |
| octolytics-dimension-repository_is_fork | false |
| octolytics-dimension-repository_network_root_id | 192944336 |
| octolytics-dimension-repository_network_root_nwo | Multimedia-Processing/Digital-Logic-Design |
| turbo-body-classes | logged-out env-production page-responsive |
| disable-turbo | false |
| browser-stats-url | https://api.github.com/_private/browser/stats |
| browser-errors-url | https://api.github.com/_private/browser/errors |
| release | 58b8f89190447502561829f30862aa0a99d53367 |
| ui-target | full |
| theme-color | #1e2327 |
| color-scheme | light dark |
Links:
Viewport: width=device-width