Title: Comparing master...61-snake · Multimedia-Processing/Digital-Logic-Design · GitHub
Open Graph Title: Comparing master...61-snake · Multimedia-Processing/Digital-Logic-Design
X Title: Comparing master...61-snake · Multimedia-Processing/Digital-Logic-Design
Description: 透過數位邏輯結合VHDL與Verilog的過程,作為從基礎數位邏輯到計算機系統結構,並實作出一顆CPU的教學書籍,希望未來可以成為教學範例檔案。目前將開發轉移到GitLab,因為可以呈現數學與MUL圖。 - Comparing master...61-snake · Multimedia-Processing/Digital-Logic-Design
Open Graph Description: 透過數位邏輯結合VHDL與Verilog的過程,作為從基礎數位邏輯到計算機系統結構,並實作出一顆CPU的教學書籍,希望未來可以成為教學範例檔案。目前將開發轉移到GitLab,因為可以呈現數學與MUL圖。 - Comparing master...61-snake · Multimedia-Processing/Digital-Logic-Design
X Description: 透過數位邏輯結合VHDL與Verilog的過程,作為從基礎數位邏輯到計算機系統結構,並實作出一顆CPU的教學書籍,希望未來可以成為教學範例檔案。目前將開發轉移到GitLab,因為可以呈現數學與MUL圖。 - Comparing master...61-snake · Multimedia-Processing/Digital-Logic-Design
Opengraph URL: https://github.com/Multimedia-Processing/Digital-Logic-Design
X: @github
Domain: github.com
| route-pattern | /:user_id/:repository/compare/:range |
| route-controller | compare |
| route-action | show |
| fetch-nonce | v2:424a48d9-a4e9-5b11-f952-d1bab57d5a74 |
| current-catalog-service-hash | ae870bc5e265a340912cde392f23dad3671a0a881730ffdadd82f2f57d81641b |
| request-id | 86C0:2198A9:18D788:20945B:6A4C1E55 |
| html-safe-nonce | ee4e2e03a7e183b2a12fed84ec6c500c855ef27428f84c6e7d398ed23877d802 |
| visitor-payload | eyJyZWZlcnJlciI6IiIsInJlcXVlc3RfaWQiOiI4NkMwOjIxOThBOToxOEQ3ODg6MjA5NDVCOjZBNEMxRTU1IiwidmlzaXRvcl9pZCI6IjU5NDU4MzUzNTc3OTQ0NzU2MDUiLCJyZWdpb25fZWRnZSI6ImlhZCIsInJlZ2lvbl9yZW5kZXIiOiJpYWQifQ== |
| visitor-hmac | f6046f1a4a368b2861785d53ec5e705e57c88ff988316bb5774dfe6ddcd24ed9 |
| hovercard-subject-tag | repository:192944336 |
| github-keyboard-shortcuts | repository,source-code,copilot |
| google-site-verification | Apib7-x98H0j5cPqHWwSMm6dNU4GmODRoqxLiDzdx9I |
| octolytics-url | https://collector.github.com/github/collect |
| analytics-location | / |
| fb:app_id | 1401488693436528 |
| apple-itunes-app | app-id=1477376905, app-argument=https://github.com/Multimedia-Processing/Digital-Logic-Design/compare/master...61-snake |
| twitter:image | https://opengraph.githubassets.com/ad29f46389237210d4e0b09b63d34b7adcbcd0d7e87b4fba46a94aad382e241b/Multimedia-Processing/Digital-Logic-Design |
| twitter:card | summary_large_image |
| og:image | https://opengraph.githubassets.com/ad29f46389237210d4e0b09b63d34b7adcbcd0d7e87b4fba46a94aad382e241b/Multimedia-Processing/Digital-Logic-Design |
| og:image:alt | 透過數位邏輯結合VHDL與Verilog的過程,作為從基礎數位邏輯到計算機系統結構,並實作出一顆CPU的教學書籍,希望未來可以成為教學範例檔案。目前將開發轉移到GitLab,因為可以呈現數學與MUL圖。 - Comparing master...61-snake · Multimedia-Processing/Digital-Logic-Design |
| og:image:width | 1200 |
| og:image:height | 600 |
| og:site_name | GitHub |
| og:type | object |
| hostname | github.com |
| expected-hostname | github.com |
| None | 1b6b16d04026f131a36d57e3b01d0f4d26a51800edf48bf5ed0256e0ac905511 |
| turbo-cache-control | no-preview |
| session-resume-id | /Multimedia-Processing/Digital-Logic-Design/compare |
| go-import | github.com/Multimedia-Processing/Digital-Logic-Design git https://github.com/Multimedia-Processing/Digital-Logic-Design.git |
| octolytics-dimension-user_id | 74662083 |
| octolytics-dimension-user_login | Multimedia-Processing |
| octolytics-dimension-repository_id | 192944336 |
| octolytics-dimension-repository_nwo | Multimedia-Processing/Digital-Logic-Design |
| octolytics-dimension-repository_public | true |
| octolytics-dimension-repository_is_fork | false |
| octolytics-dimension-repository_network_root_id | 192944336 |
| octolytics-dimension-repository_network_root_nwo | Multimedia-Processing/Digital-Logic-Design |
| turbo-body-classes | logged-out env-production page-responsive |
| disable-turbo | false |
| browser-stats-url | https://api.github.com/_private/browser/stats |
| browser-errors-url | https://api.github.com/_private/browser/errors |
| release | f95fb36c72adc940ff991c03531114b2245658d0 |
| ui-target | full |
| theme-color | #1e2327 |
| color-scheme | light dark |
Links:
Viewport: width=device-width