Title: Compare · Multimedia-Processing/Digital-Logic-Design · GitHub
Open Graph Title: Compare · Multimedia-Processing/Digital-Logic-Design
X Title: Compare · Multimedia-Processing/Digital-Logic-Design
Description: 透過數位邏輯結合VHDL與Verilog的過程,作為從基礎數位邏輯到計算機系統結構,並實作出一顆CPU的教學書籍,希望未來可以成為教學範例檔案。目前將開發轉移到GitLab,因為可以呈現數學與MUL圖。 - Compare · Multimedia-Processing/Digital-Logic-Design
Open Graph Description: 透過數位邏輯結合VHDL與Verilog的過程,作為從基礎數位邏輯到計算機系統結構,並實作出一顆CPU的教學書籍,希望未來可以成為教學範例檔案。目前將開發轉移到GitLab,因為可以呈現數學與MUL圖。 - Compare · Multimedia-Processing/Digital-Logic-Design
X Description: 透過數位邏輯結合VHDL與Verilog的過程,作為從基礎數位邏輯到計算機系統結構,並實作出一顆CPU的教學書籍,希望未來可以成為教學範例檔案。目前將開發轉移到GitLab,因為可以呈現數學與MUL圖。 - Compare · Multimedia-Processing/Digital-Logic-Design
Opengraph URL: https://github.com/Multimedia-Processing/Digital-Logic-Design
X: @github
Domain: github.com
| route-pattern | /:user_id/:repository/compare(.:format) |
| route-controller | compare |
| route-action | new |
| fetch-nonce | v2:6af69c5e-3413-7d42-4bce-3b92e69e89f7 |
| current-catalog-service-hash | ae870bc5e265a340912cde392f23dad3671a0a881730ffdadd82f2f57d81641b |
| request-id | 9DC0:1C781E:CFDE09:1200E60:6A4BE166 |
| html-safe-nonce | 69a51f23d2cb8a90e837fc790cb2c9630e64fc11c61c20a0badf2db80c1c75e3 |
| visitor-payload | eyJyZWZlcnJlciI6IiIsInJlcXVlc3RfaWQiOiI5REMwOjFDNzgxRTpDRkRFMDk6MTIwMEU2MDo2QTRCRTE2NiIsInZpc2l0b3JfaWQiOiIxMDQ3OTQ3MTI3MjQ3MjYxMTgiLCJyZWdpb25fZWRnZSI6ImlhZCIsInJlZ2lvbl9yZW5kZXIiOiJpYWQifQ== |
| visitor-hmac | 4cf2f9c39ac7d3446ac03daa18f8e70ca39a5d08733d30d894d28801e26a724d |
| hovercard-subject-tag | repository:192944336 |
| github-keyboard-shortcuts | repository,source-code,copilot |
| google-site-verification | Apib7-x98H0j5cPqHWwSMm6dNU4GmODRoqxLiDzdx9I |
| octolytics-url | https://collector.github.com/github/collect |
| analytics-location | / |
| fb:app_id | 1401488693436528 |
| apple-itunes-app | app-id=1477376905, app-argument=https://github.com/Multimedia-Processing/Digital-Logic-Design/compare |
| twitter:image | https://opengraph.githubassets.com/ad29f46389237210d4e0b09b63d34b7adcbcd0d7e87b4fba46a94aad382e241b/Multimedia-Processing/Digital-Logic-Design |
| twitter:card | summary_large_image |
| og:image | https://opengraph.githubassets.com/ad29f46389237210d4e0b09b63d34b7adcbcd0d7e87b4fba46a94aad382e241b/Multimedia-Processing/Digital-Logic-Design |
| og:image:alt | 透過數位邏輯結合VHDL與Verilog的過程,作為從基礎數位邏輯到計算機系統結構,並實作出一顆CPU的教學書籍,希望未來可以成為教學範例檔案。目前將開發轉移到GitLab,因為可以呈現數學與MUL圖。 - Compare · Multimedia-Processing/Digital-Logic-Design |
| og:image:width | 1200 |
| og:image:height | 600 |
| og:site_name | GitHub |
| og:type | object |
| hostname | github.com |
| expected-hostname | github.com |
| None | 0f5d3ba365b3985d75c32a5957c8635488d58dcf027ae6ae958eee7edaa306a2 |
| turbo-cache-control | no-preview |
| go-import | github.com/Multimedia-Processing/Digital-Logic-Design git https://github.com/Multimedia-Processing/Digital-Logic-Design.git |
| octolytics-dimension-user_id | 74662083 |
| octolytics-dimension-user_login | Multimedia-Processing |
| octolytics-dimension-repository_id | 192944336 |
| octolytics-dimension-repository_nwo | Multimedia-Processing/Digital-Logic-Design |
| octolytics-dimension-repository_public | true |
| octolytics-dimension-repository_is_fork | false |
| octolytics-dimension-repository_network_root_id | 192944336 |
| octolytics-dimension-repository_network_root_nwo | Multimedia-Processing/Digital-Logic-Design |
| turbo-body-classes | logged-out env-production page-responsive |
| disable-turbo | false |
| browser-stats-url | https://api.github.com/_private/browser/stats |
| browser-errors-url | https://api.github.com/_private/browser/errors |
| release | 253920ac2dc35b0849cca4633895f1f2e5f03051 |
| ui-target | full |
| theme-color | #1e2327 |
| color-scheme | light dark |
Links:
Viewport: width=device-width