Title: GitHub - Hello273/Digital-Design: System Verilog which implements 'DO, RE, MI, FA, SO, LA, TI, DO' using the slide switches present on the DE1-SOC FPGA · GitHub
Open Graph Title: GitHub - Hello273/Digital-Design: System Verilog which implements 'DO, RE, MI, FA, SO, LA, TI, DO' using the slide switches present on the DE1-SOC FPGA
X Title: GitHub - Hello273/Digital-Design: System Verilog which implements 'DO, RE, MI, FA, SO, LA, TI, DO' using the slide switches present on the DE1-SOC FPGA
Description: System Verilog which implements 'DO, RE, MI, FA, SO, LA, TI, DO' using the slide switches present on the DE1-SOC FPGA - Hello273/Digital-Design
Open Graph Description: System Verilog which implements 'DO, RE, MI, FA, SO, LA, TI, DO' using the slide switches present on the DE1-SOC FPGA - Hello273/Digital-Design
X Description: System Verilog which implements 'DO, RE, MI, FA, SO, LA, TI, DO' using the slide switches present on the DE1-SOC FPGA - Hello273/Digital-Design
Opengraph URL: https://github.com/Hello273/Digital-Design
X: @github
Domain: github.com
| route-pattern | /:user_id/:repository |
| route-controller | files |
| route-action | disambiguate |
| fetch-nonce | v2:360b0731-a59f-541a-3cd5-5f7ef5d6d488 |
| current-catalog-service-hash | f3abb0cc802f3d7b95fc8762b94bdcb13bf39634c40c357301c4aa1d67a256fb |
| request-id | AE80:2003E5:152A7A4:1BE58A9:6A51BE34 |
| html-safe-nonce | 683c2ddc0c079520477c31221329f400679db9f7dd960ab7bfac6ea9707ed463 |
| visitor-payload | eyJyZWZlcnJlciI6IiIsInJlcXVlc3RfaWQiOiJBRTgwOjIwMDNFNToxNTJBN0E0OjFCRTU4QTk6NkE1MUJFMzQiLCJ2aXNpdG9yX2lkIjoiMTM5OTY2MDYwMDA4NzM5NTg5MiIsInJlZ2lvbl9lZGdlIjoiaWFkIiwicmVnaW9uX3JlbmRlciI6ImlhZCJ9 |
| visitor-hmac | c2556a2ea37f5d511ff3e5d6de07525eec4a577176b2446c8501f50ba196f564 |
| hovercard-subject-tag | repository:240101914 |
| github-keyboard-shortcuts | repository,copilot |
| google-site-verification | Apib7-x98H0j5cPqHWwSMm6dNU4GmODRoqxLiDzdx9I |
| octolytics-url | https://collector.github.com/github/collect |
| analytics-location | / |
| fb:app_id | 1401488693436528 |
| apple-itunes-app | app-id=1477376905, app-argument=https://github.com/Hello273/Digital-Design |
| twitter:image | https://opengraph.githubassets.com/a01746c646e7fcdb575722d369ceec25650379ccd9a223488193262ff66e168a/Hello273/Digital-Design |
| twitter:card | summary_large_image |
| og:image | https://opengraph.githubassets.com/a01746c646e7fcdb575722d369ceec25650379ccd9a223488193262ff66e168a/Hello273/Digital-Design |
| og:image:alt | System Verilog which implements 'DO, RE, MI, FA, SO, LA, TI, DO' using the slide switches present on the DE1-SOC FPGA - Hello273/Digital-Design |
| og:image:width | 1200 |
| og:image:height | 600 |
| og:site_name | GitHub |
| og:type | object |
| hostname | github.com |
| expected-hostname | github.com |
| None | b9a586c06a05a7a86fc7e3f4dbd03e42f6869085879aa184aa6369456dbd50fb |
| turbo-cache-control | no-cache |
| go-import | github.com/Hello273/Digital-Design git https://github.com/Hello273/Digital-Design.git |
| octolytics-dimension-user_id | 28230833 |
| octolytics-dimension-user_login | Hello273 |
| octolytics-dimension-repository_id | 240101914 |
| octolytics-dimension-repository_nwo | Hello273/Digital-Design |
| octolytics-dimension-repository_public | true |
| octolytics-dimension-repository_is_fork | false |
| octolytics-dimension-repository_network_root_id | 240101914 |
| octolytics-dimension-repository_network_root_nwo | Hello273/Digital-Design |
| turbo-body-classes | logged-out env-production page-responsive |
| disable-turbo | false |
| browser-stats-url | https://api.github.com/_private/browser/stats |
| browser-errors-url | https://api.github.com/_private/browser/errors |
| release | 7aed05249554b889eb33d002851a973eebcc7e91 |
| ui-target | full |
| theme-color | #1e2327 |
| color-scheme | light dark |
Links:
Viewport: width=device-width