Title: Labels · GSTL-ITU/HORNET-RV32IMF · GitHub
Open Graph Title: Labels · GSTL-ITU/HORNET-RV32IMF
X Title: Labels · GSTL-ITU/HORNET-RV32IMF
Description: A 5-stage pipelined RV32IMF RISC-V SoC optimized for FPGA (Nexys Video/4-DDR). Features a custom IEEE-754 FPU, interrupt-driven UART, and various peripherals. - Labels · GSTL-ITU/HORNET-RV32IMF
Open Graph Description: A 5-stage pipelined RV32IMF RISC-V SoC optimized for FPGA (Nexys Video/4-DDR). Features a custom IEEE-754 FPU, interrupt-driven UART, and various peripherals. - Labels · GSTL-ITU/HORNET-RV32IMF
X Description: A 5-stage pipelined RV32IMF RISC-V SoC optimized for FPGA (Nexys Video/4-DDR). Features a custom IEEE-754 FPU, interrupt-driven UART, and various peripherals. - Labels · GSTL-ITU/HORNET-RV32IMF
Opengraph URL: https://github.com/GSTL-ITU/HORNET-RV32IMF
X: @github
Domain: github.com
| route-pattern | /:user_id/:repository/labels(.:format) |
| route-controller | labels |
| route-action | index |
| fetch-nonce | v2:bf1ccb47-7bb4-743c-5661-4bcba6e8dcc1 |
| current-catalog-service-hash | 81bb79d38c15960b92d99bca9288a9108c7a47b18f2423d0f6438c5b7bcd2114 |
| request-id | 900E:19A823:4C1327:6B2D54:6A4BCB05 |
| html-safe-nonce | d6e655ad26fb25869b8afe5c7924b33acb8c05b1b7e83ea0beeed91cbbb5865a |
| visitor-payload | eyJyZWZlcnJlciI6IiIsInJlcXVlc3RfaWQiOiI5MDBFOjE5QTgyMzo0QzEzMjc6NkIyRDU0OjZBNEJDQjA1IiwidmlzaXRvcl9pZCI6IjEzMTYxNDE0NjkyMDc4NzQzMDkiLCJyZWdpb25fZWRnZSI6ImlhZCIsInJlZ2lvbl9yZW5kZXIiOiJpYWQifQ== |
| visitor-hmac | b374fbadd318d14406bc38ca35cbe5da2a4fa05e1bc32890995db9ae082e0e47 |
| hovercard-subject-tag | repository:1184065946 |
| github-keyboard-shortcuts | repository,copilot |
| google-site-verification | Apib7-x98H0j5cPqHWwSMm6dNU4GmODRoqxLiDzdx9I |
| octolytics-url | https://collector.github.com/github/collect |
| analytics-location | / |
| fb:app_id | 1401488693436528 |
| apple-itunes-app | app-id=1477376905, app-argument=https://github.com/GSTL-ITU/HORNET-RV32IMF/labels |
| twitter:image | https://opengraph.githubassets.com/222d6cf3b299052bbe4a64330ee53e3457e67628d7262e8b18e3d7ff0de6c5ad/GSTL-ITU/HORNET-RV32IMF |
| twitter:card | summary_large_image |
| og:image | https://opengraph.githubassets.com/222d6cf3b299052bbe4a64330ee53e3457e67628d7262e8b18e3d7ff0de6c5ad/GSTL-ITU/HORNET-RV32IMF |
| og:image:alt | A 5-stage pipelined RV32IMF RISC-V SoC optimized for FPGA (Nexys Video/4-DDR). Features a custom IEEE-754 FPU, interrupt-driven UART, and various peripherals. - Labels · GSTL-ITU/HORNET-RV32IMF |
| og:image:width | 1200 |
| og:image:height | 600 |
| og:site_name | GitHub |
| og:type | object |
| hostname | github.com |
| expected-hostname | github.com |
| None | 9df996be9551ac02247d09a2f7f64ece66c35ca28885d346e98fdfda9cdaa37b |
| turbo-cache-control | no-cache |
| go-import | github.com/GSTL-ITU/HORNET-RV32IMF git https://github.com/GSTL-ITU/HORNET-RV32IMF.git |
| octolytics-dimension-user_id | 241955837 |
| octolytics-dimension-user_login | GSTL-ITU |
| octolytics-dimension-repository_id | 1184065946 |
| octolytics-dimension-repository_nwo | GSTL-ITU/HORNET-RV32IMF |
| octolytics-dimension-repository_public | true |
| octolytics-dimension-repository_is_fork | false |
| octolytics-dimension-repository_network_root_id | 1184065946 |
| octolytics-dimension-repository_network_root_nwo | GSTL-ITU/HORNET-RV32IMF |
| turbo-body-classes | logged-out env-production page-responsive |
| disable-turbo | false |
| browser-stats-url | https://api.github.com/_private/browser/stats |
| browser-errors-url | https://api.github.com/_private/browser/errors |
| release | b71208a1c9ec7ccf364087569d0551f665dda674 |
| ui-target | canary-1 |
| theme-color | #1e2327 |
| color-scheme | light dark |
Links:
Viewport: width=device-width