Title: Pull requests · DuinOS/FPGA-Memory · GitHub
Open Graph Title: Pull requests · DuinOS/FPGA-Memory
X Title: Pull requests · DuinOS/FPGA-Memory
Description: Exemplos de Código Verilog para melhor Sintetizar representações de Memória em FPGA - Pull requests · DuinOS/FPGA-Memory
Open Graph Description: Exemplos de Código Verilog para melhor Sintetizar representações de Memória em FPGA - Pull requests · DuinOS/FPGA-Memory
X Description: Exemplos de Código Verilog para melhor Sintetizar representações de Memória em FPGA - Pull requests · DuinOS/FPGA-Memory
Opengraph URL: https://github.com/DuinOS/FPGA-Memory
X: @github
Domain: github.com
| route-pattern | /:user_id/:repository/pulls(.:format) |
| route-controller | pull_requests |
| route-action | index |
| fetch-nonce | v2:80f158f8-9cfe-f7b2-10d4-5be1b237e88f |
| current-catalog-service-hash | ae870bc5e265a340912cde392f23dad3671a0a881730ffdadd82f2f57d81641b |
| request-id | 85B0:96E3C:1AB766C:25493D5:69692881 |
| html-safe-nonce | c34173244d6f367b4b9cf0605a2e665158c338c6fdac1ef89729f92bae115e97 |
| visitor-payload | eyJyZWZlcnJlciI6IiIsInJlcXVlc3RfaWQiOiI4NUIwOjk2RTNDOjFBQjc2NkM6MjU0OTNENTo2OTY5Mjg4MSIsInZpc2l0b3JfaWQiOiI2Mjk1NjkwMTI2NTU3Nzg0MTkzIiwicmVnaW9uX2VkZ2UiOiJpYWQiLCJyZWdpb25fcmVuZGVyIjoiaWFkIn0= |
| visitor-hmac | fc06e4c076452a032d9dd08c22b23b6a709560718fc12fc944c1ef3fcfdec226 |
| hovercard-subject-tag | repository:363723048 |
| github-keyboard-shortcuts | repository,pull-request-list,pull-request-conversation,pull-request-files-changed,copilot |
| google-site-verification | Apib7-x98H0j5cPqHWwSMm6dNU4GmODRoqxLiDzdx9I |
| octolytics-url | https://collector.github.com/github/collect |
| analytics-location-query-strip | true |
| analytics-location | / |
| fb:app_id | 1401488693436528 |
| apple-itunes-app | app-id=1477376905, app-argument=https://github.com/DuinOS/FPGA-Memory/pulls |
| twitter:image | https://opengraph.githubassets.com/d5d76c3fef8d2b5d9cd3d6abefb65f668dcf6e04cc4f17868b247daa4cbf80b2/DuinOS/FPGA-Memory |
| twitter:card | summary_large_image |
| og:image | https://opengraph.githubassets.com/d5d76c3fef8d2b5d9cd3d6abefb65f668dcf6e04cc4f17868b247daa4cbf80b2/DuinOS/FPGA-Memory |
| og:image:alt | Exemplos de Código Verilog para melhor Sintetizar representações de Memória em FPGA - Pull requests · DuinOS/FPGA-Memory |
| og:image:width | 1200 |
| og:image:height | 600 |
| og:site_name | GitHub |
| og:type | object |
| hostname | github.com |
| expected-hostname | github.com |
| None | 54182691a21263b584d2e600b758e081b0ff1d10ffc0d2eefa51cf754b43b51d |
| turbo-cache-control | no-preview |
| go-import | github.com/DuinOS/FPGA-Memory git https://github.com/DuinOS/FPGA-Memory.git |
| octolytics-dimension-user_id | 3878037 |
| octolytics-dimension-user_login | DuinOS |
| octolytics-dimension-repository_id | 363723048 |
| octolytics-dimension-repository_nwo | DuinOS/FPGA-Memory |
| octolytics-dimension-repository_public | true |
| octolytics-dimension-repository_is_fork | false |
| octolytics-dimension-repository_network_root_id | 363723048 |
| octolytics-dimension-repository_network_root_nwo | DuinOS/FPGA-Memory |
| turbo-body-classes | logged-out env-production page-responsive |
| disable-turbo | false |
| browser-stats-url | https://api.github.com/_private/browser/stats |
| browser-errors-url | https://api.github.com/_private/browser/errors |
| release | d69ac0477df0f87da03b8b06cebd187012d7a930 |
| ui-target | canary-2 |
| theme-color | #1e2327 |
| color-scheme | light dark |
Links:
Viewport: width=device-width