Title: Commits · DuinOS/FPGA-Memory · GitHub
Open Graph Title: Commits · DuinOS/FPGA-Memory
X Title: Commits · DuinOS/FPGA-Memory
Description: Exemplos de Código Verilog para melhor Sintetizar representações de Memória em FPGA - Commits · DuinOS/FPGA-Memory
Open Graph Description: Exemplos de Código Verilog para melhor Sintetizar representações de Memória em FPGA - Commits · DuinOS/FPGA-Memory
X Description: Exemplos de Código Verilog para melhor Sintetizar representações de Memória em FPGA - Commits · DuinOS/FPGA-Memory
Opengraph URL: https://github.com/DuinOS/FPGA-Memory
X: @github
Domain: github.com
| route-pattern | /:user_id/:repository/graphs/commit-activity(.:format) |
| route-controller | graphs |
| route-action | commit_activity |
| fetch-nonce | v2:faa4e49a-a343-3ad3-df00-6ac6fa575df1 |
| current-catalog-service-hash | b4d8436665c5448282b6f4eacc6394e6e8801de97cb226acdca9da20ae59be92 |
| request-id | B410:2E86DB:1ABE3A3:2576D73:69692873 |
| html-safe-nonce | 6084116413ddb3d2fbe4ece513ab70d3cd9c56e3d8f2d3ed8d4d20ba05da0bb1 |
| visitor-payload | eyJyZWZlcnJlciI6IiIsInJlcXVlc3RfaWQiOiJCNDEwOjJFODZEQjoxQUJFM0EzOjI1NzZENzM6Njk2OTI4NzMiLCJ2aXNpdG9yX2lkIjoiNTgwMTI3NDIyNDc0ODY1OSIsInJlZ2lvbl9lZGdlIjoiaWFkIiwicmVnaW9uX3JlbmRlciI6ImlhZCJ9 |
| visitor-hmac | c444c156254ba534a039c77fe0f5214934d60e7f0c2c861fc99bd3cb93526387 |
| hovercard-subject-tag | repository:363723048 |
| github-keyboard-shortcuts | repository,copilot |
| google-site-verification | Apib7-x98H0j5cPqHWwSMm6dNU4GmODRoqxLiDzdx9I |
| octolytics-url | https://collector.github.com/github/collect |
| analytics-location | / |
| fb:app_id | 1401488693436528 |
| apple-itunes-app | app-id=1477376905, app-argument=https://github.com/DuinOS/FPGA-Memory/graphs/commit-activity |
| twitter:image | https://opengraph.githubassets.com/d5d76c3fef8d2b5d9cd3d6abefb65f668dcf6e04cc4f17868b247daa4cbf80b2/DuinOS/FPGA-Memory |
| twitter:card | summary_large_image |
| og:image | https://opengraph.githubassets.com/d5d76c3fef8d2b5d9cd3d6abefb65f668dcf6e04cc4f17868b247daa4cbf80b2/DuinOS/FPGA-Memory |
| og:image:alt | Exemplos de Código Verilog para melhor Sintetizar representações de Memória em FPGA - Commits · DuinOS/FPGA-Memory |
| og:image:width | 1200 |
| og:image:height | 600 |
| og:site_name | GitHub |
| og:type | object |
| hostname | github.com |
| expected-hostname | github.com |
| None | 54182691a21263b584d2e600b758e081b0ff1d10ffc0d2eefa51cf754b43b51d |
| turbo-cache-control | no-cache |
| go-import | github.com/DuinOS/FPGA-Memory git https://github.com/DuinOS/FPGA-Memory.git |
| octolytics-dimension-user_id | 3878037 |
| octolytics-dimension-user_login | DuinOS |
| octolytics-dimension-repository_id | 363723048 |
| octolytics-dimension-repository_nwo | DuinOS/FPGA-Memory |
| octolytics-dimension-repository_public | true |
| octolytics-dimension-repository_is_fork | false |
| octolytics-dimension-repository_network_root_id | 363723048 |
| octolytics-dimension-repository_network_root_nwo | DuinOS/FPGA-Memory |
| turbo-body-classes | logged-out env-production page-responsive |
| disable-turbo | false |
| browser-stats-url | https://api.github.com/_private/browser/stats |
| browser-errors-url | https://api.github.com/_private/browser/errors |
| release | d69ac0477df0f87da03b8b06cebd187012d7a930 |
| ui-target | full |
| theme-color | #1e2327 |
| color-scheme | light dark |
Links:
Viewport: width=device-width