Title: GitHub - DuinOS/FPGA-Memory: Exemplos de Código Verilog para melhor Sintetizar representações de Memória em FPGA
Open Graph Title: GitHub - DuinOS/FPGA-Memory: Exemplos de Código Verilog para melhor Sintetizar representações de Memória em FPGA
X Title: GitHub - DuinOS/FPGA-Memory: Exemplos de Código Verilog para melhor Sintetizar representações de Memória em FPGA
Description: Exemplos de Código Verilog para melhor Sintetizar representações de Memória em FPGA - DuinOS/FPGA-Memory
Open Graph Description: Exemplos de Código Verilog para melhor Sintetizar representações de Memória em FPGA - DuinOS/FPGA-Memory
X Description: Exemplos de Código Verilog para melhor Sintetizar representações de Memória em FPGA - DuinOS/FPGA-Memory
Opengraph URL: https://github.com/DuinOS/FPGA-Memory
X: @github
Domain: github.com
| route-pattern | /:user_id/:repository |
| route-controller | files |
| route-action | disambiguate |
| fetch-nonce | v2:2b38e69f-3407-43a6-ea86-3ead79454d00 |
| current-catalog-service-hash | f3abb0cc802f3d7b95fc8762b94bdcb13bf39634c40c357301c4aa1d67a256fb |
| request-id | 92F8:1D42B1:3B9BE6:4FD3D8:69695FFB |
| html-safe-nonce | ac79e27ad4a91e4faf118ec2fbcdc627b9d2f4c5fbf808812fcd7099e52506f4 |
| visitor-payload | eyJyZWZlcnJlciI6IiIsInJlcXVlc3RfaWQiOiI5MkY4OjFENDJCMTozQjlCRTY6NEZEM0Q4OjY5Njk1RkZCIiwidmlzaXRvcl9pZCI6IjQ0NjE0Mjk4MTkxNjA3NDgwMjciLCJyZWdpb25fZWRnZSI6ImlhZCIsInJlZ2lvbl9yZW5kZXIiOiJpYWQifQ== |
| visitor-hmac | 4c16900e12f716faed5069bc1aaf3f16f438a491aa111ca4e0310103c434d536 |
| hovercard-subject-tag | repository:363723048 |
| github-keyboard-shortcuts | repository,copilot |
| google-site-verification | Apib7-x98H0j5cPqHWwSMm6dNU4GmODRoqxLiDzdx9I |
| octolytics-url | https://collector.github.com/github/collect |
| analytics-location | / |
| fb:app_id | 1401488693436528 |
| apple-itunes-app | app-id=1477376905, app-argument=https://github.com/DuinOS/FPGA-Memory |
| twitter:image | https://opengraph.githubassets.com/d5d76c3fef8d2b5d9cd3d6abefb65f668dcf6e04cc4f17868b247daa4cbf80b2/DuinOS/FPGA-Memory |
| twitter:card | summary_large_image |
| og:image | https://opengraph.githubassets.com/d5d76c3fef8d2b5d9cd3d6abefb65f668dcf6e04cc4f17868b247daa4cbf80b2/DuinOS/FPGA-Memory |
| og:image:alt | Exemplos de Código Verilog para melhor Sintetizar representações de Memória em FPGA - DuinOS/FPGA-Memory |
| og:image:width | 1200 |
| og:image:height | 600 |
| og:site_name | GitHub |
| og:type | object |
| hostname | github.com |
| expected-hostname | github.com |
| None | 48487c1ad776a7975b7132d95f4240ff3ae37cd5b8e3cb597102a4edb76738f1 |
| turbo-cache-control | no-preview |
| go-import | github.com/DuinOS/FPGA-Memory git https://github.com/DuinOS/FPGA-Memory.git |
| octolytics-dimension-user_id | 3878037 |
| octolytics-dimension-user_login | DuinOS |
| octolytics-dimension-repository_id | 363723048 |
| octolytics-dimension-repository_nwo | DuinOS/FPGA-Memory |
| octolytics-dimension-repository_public | true |
| octolytics-dimension-repository_is_fork | false |
| octolytics-dimension-repository_network_root_id | 363723048 |
| octolytics-dimension-repository_network_root_nwo | DuinOS/FPGA-Memory |
| turbo-body-classes | logged-out env-production page-responsive |
| disable-turbo | false |
| browser-stats-url | https://api.github.com/_private/browser/stats |
| browser-errors-url | https://api.github.com/_private/browser/errors |
| release | 669463fcc54773a88c1f5a44eef6b99a5504b9c7 |
| ui-target | full |
| theme-color | #1e2327 |
| color-scheme | light dark |
Links:
Viewport: width=device-width