Title: Issues · 4plus1d/Modelling_RAM_digital_electronics · GitHub
Open Graph Title: Issues · 4plus1d/Modelling_RAM_digital_electronics
X Title: Issues · 4plus1d/Modelling_RAM_digital_electronics
Description: Ideated, modelled, simulated and built Cache Memory using Buffer IC and D-register, 16-bit memory using D-registers representing 4 permanent memory block and 1 temporary memory block (Cache Memory). - Issues · 4plus1d/Modelling_RAM_digital_electronics
Open Graph Description: Ideated, modelled, simulated and built Cache Memory using Buffer IC and D-register, 16-bit memory using D-registers representing 4 permanent memory block and 1 temporary memory block (Cache Memory...
X Description: Ideated, modelled, simulated and built Cache Memory using Buffer IC and D-register, 16-bit memory using D-registers representing 4 permanent memory block and 1 temporary memory block (Cache Memory...
Opengraph URL: https://github.com/4plus1d/Modelling_RAM_digital_electronics
X: @github
Domain: github.com
| route-pattern | /:user_id/:repository/issues(.:format) |
| route-controller | issues |
| route-action | index |
| fetch-nonce | v2:50d42fbf-35bd-2252-fbe9-5a575cfa4bbe |
| current-catalog-service-hash | 81bb79d38c15960b92d99bca9288a9108c7a47b18f2423d0f6438c5b7bcd2114 |
| request-id | EC54:312530:509C66:6E2D3E:6A4C774C |
| html-safe-nonce | 663be551d11a2b7c23593fb1b58823fbe1df9f8201cfb85cc00e3b558a35fe83 |
| visitor-payload | eyJyZWZlcnJlciI6IiIsInJlcXVlc3RfaWQiOiJFQzU0OjMxMjUzMDo1MDlDNjY6NkUyRDNFOjZBNEM3NzRDIiwidmlzaXRvcl9pZCI6IjQwMjgyODA5NzE1MDk2NTk0NjgiLCJyZWdpb25fZWRnZSI6ImlhZCIsInJlZ2lvbl9yZW5kZXIiOiJpYWQifQ== |
| visitor-hmac | 847db92ba104c764d95f41f6cf5273738885e6fe191ebda7bdec6a6054a7da73 |
| hovercard-subject-tag | repository:664959566 |
| github-keyboard-shortcuts | repository,issues,copilot |
| google-site-verification | Apib7-x98H0j5cPqHWwSMm6dNU4GmODRoqxLiDzdx9I |
| octolytics-url | https://collector.github.com/github/collect |
| analytics-location | / |
| fb:app_id | 1401488693436528 |
| apple-itunes-app | app-id=1477376905, app-argument=https://github.com/4plus1d/Modelling_RAM_digital_electronics/issues |
| twitter:image | https://opengraph.githubassets.com/c1d23e2e1d7b62a88f6b1c592f1acd5939510571913991eec8d15f0b6c0ceaad/4plus1d/Modelling_RAM_digital_electronics |
| twitter:card | summary_large_image |
| og:image | https://opengraph.githubassets.com/c1d23e2e1d7b62a88f6b1c592f1acd5939510571913991eec8d15f0b6c0ceaad/4plus1d/Modelling_RAM_digital_electronics |
| og:image:alt | Ideated, modelled, simulated and built Cache Memory using Buffer IC and D-register, 16-bit memory using D-registers representing 4 permanent memory block and 1 temporary memory block (Cache Memory... |
| og:image:width | 1200 |
| og:image:height | 600 |
| og:site_name | GitHub |
| og:type | object |
| hostname | github.com |
| expected-hostname | github.com |
| None | 3d11bb817438277de2a940854450e83a7d32b6aeb5014e9e6b00a6423900251c |
| turbo-cache-control | no-cache |
| go-import | github.com/4plus1d/Modelling_RAM_digital_electronics git https://github.com/4plus1d/Modelling_RAM_digital_electronics.git |
| octolytics-dimension-user_id | 102145800 |
| octolytics-dimension-user_login | 4plus1d |
| octolytics-dimension-repository_id | 664959566 |
| octolytics-dimension-repository_nwo | 4plus1d/Modelling_RAM_digital_electronics |
| octolytics-dimension-repository_public | true |
| octolytics-dimension-repository_is_fork | false |
| octolytics-dimension-repository_network_root_id | 664959566 |
| octolytics-dimension-repository_network_root_nwo | 4plus1d/Modelling_RAM_digital_electronics |
| turbo-body-classes | logged-out env-production page-responsive |
| disable-turbo | false |
| browser-stats-url | https://api.github.com/_private/browser/stats |
| browser-errors-url | https://api.github.com/_private/browser/errors |
| release | 56ac743bebb13694b888673bb7257f4b97a4b7fd |
| ui-target | full |
| theme-color | #1e2327 |
| color-scheme | light dark |
Links:
Viewport: width=device-width