Title: GitHub - 4plus1d/Modelling_RAM_digital_electronics: Ideated, modelled, simulated and built Cache Memory using Buffer IC and D-register, 16-bit memory using D-registers representing 4 permanent memory block and 1 temporary memory block (Cache Memory). · GitHub
Open Graph Title: GitHub - 4plus1d/Modelling_RAM_digital_electronics: Ideated, modelled, simulated and built Cache Memory using Buffer IC and D-register, 16-bit memory using D-registers representing 4 permanent memory block and 1 temporary memory block (Cache Memory).
X Title: GitHub - 4plus1d/Modelling_RAM_digital_electronics: Ideated, modelled, simulated and built Cache Memory using Buffer IC and D-register, 16-bit memory using D-registers representing 4 permanent memory block and 1 temporary memory block (Cache Memory).
Description: Ideated, modelled, simulated and built Cache Memory using Buffer IC and D-register, 16-bit memory using D-registers representing 4 permanent memory block and 1 temporary memory block (Cache Memory). - 4plus1d/Modelling_RAM_digital_electronics
Open Graph Description: Ideated, modelled, simulated and built Cache Memory using Buffer IC and D-register, 16-bit memory using D-registers representing 4 permanent memory block and 1 temporary memory block (Cache Memory...
X Description: Ideated, modelled, simulated and built Cache Memory using Buffer IC and D-register, 16-bit memory using D-registers representing 4 permanent memory block and 1 temporary memory block (Cache Memory...
Opengraph URL: https://github.com/4plus1d/Modelling_RAM_digital_electronics
X: @github
Domain: github.com
| route-pattern | /:user_id/:repository |
| route-controller | files |
| route-action | disambiguate |
| fetch-nonce | v2:af266390-3736-b442-d213-24b81db297ee |
| current-catalog-service-hash | f3abb0cc802f3d7b95fc8762b94bdcb13bf39634c40c357301c4aa1d67a256fb |
| request-id | EDA4:275614:4AB869:6550A2:6A4C2FB9 |
| html-safe-nonce | 60a0e328cdfb6977750f4547cd7a04c711fefa0d482882c4d17abb424dd1503e |
| visitor-payload | eyJyZWZlcnJlciI6IiIsInJlcXVlc3RfaWQiOiJFREE0OjI3NTYxNDo0QUI4Njk6NjU1MEEyOjZBNEMyRkI5IiwidmlzaXRvcl9pZCI6IjgyMDQ2NjI1MTk2NjAwMzE5MjkiLCJyZWdpb25fZWRnZSI6ImlhZCIsInJlZ2lvbl9yZW5kZXIiOiJpYWQifQ== |
| visitor-hmac | 1d79e888f0d8584139e4ba7ae3105a96cccc2396d5e0e7c29de54677d3c3c604 |
| hovercard-subject-tag | repository:664959566 |
| github-keyboard-shortcuts | repository,copilot |
| google-site-verification | Apib7-x98H0j5cPqHWwSMm6dNU4GmODRoqxLiDzdx9I |
| octolytics-url | https://collector.github.com/github/collect |
| analytics-location | / |
| fb:app_id | 1401488693436528 |
| apple-itunes-app | app-id=1477376905, app-argument=https://github.com/4plus1d/Modelling_RAM_digital_electronics |
| twitter:image | https://opengraph.githubassets.com/c1d23e2e1d7b62a88f6b1c592f1acd5939510571913991eec8d15f0b6c0ceaad/4plus1d/Modelling_RAM_digital_electronics |
| twitter:card | summary_large_image |
| og:image | https://opengraph.githubassets.com/c1d23e2e1d7b62a88f6b1c592f1acd5939510571913991eec8d15f0b6c0ceaad/4plus1d/Modelling_RAM_digital_electronics |
| og:image:alt | Ideated, modelled, simulated and built Cache Memory using Buffer IC and D-register, 16-bit memory using D-registers representing 4 permanent memory block and 1 temporary memory block (Cache Memory... |
| og:image:width | 1200 |
| og:image:height | 600 |
| og:site_name | GitHub |
| og:type | object |
| hostname | github.com |
| expected-hostname | github.com |
| None | 1b6b16d04026f131a36d57e3b01d0f4d26a51800edf48bf5ed0256e0ac905511 |
| turbo-cache-control | no-cache |
| go-import | github.com/4plus1d/Modelling_RAM_digital_electronics git https://github.com/4plus1d/Modelling_RAM_digital_electronics.git |
| octolytics-dimension-user_id | 102145800 |
| octolytics-dimension-user_login | 4plus1d |
| octolytics-dimension-repository_id | 664959566 |
| octolytics-dimension-repository_nwo | 4plus1d/Modelling_RAM_digital_electronics |
| octolytics-dimension-repository_public | true |
| octolytics-dimension-repository_is_fork | false |
| octolytics-dimension-repository_network_root_id | 664959566 |
| octolytics-dimension-repository_network_root_nwo | 4plus1d/Modelling_RAM_digital_electronics |
| turbo-body-classes | logged-out env-production page-responsive |
| disable-turbo | false |
| browser-stats-url | https://api.github.com/_private/browser/stats |
| browser-errors-url | https://api.github.com/_private/browser/errors |
| release | 9ee13484b32cf23e15fde191da4c9aa47d41201c |
| ui-target | full |
| theme-color | #1e2327 |
| color-scheme | light dark |
Links:
Viewport: width=device-width